专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06326805B1 Termination circuits and methods therefor 有权
标题翻译：终端电路及其方法
公开(公告)号：US06326805B1
公开(公告)日：2001-12-04
申请号：US09705520
申请日：2000-11-02
申请人： Adam J. Whitworth , Dominick Richiuso
发明人： Adam J. Whitworth , Dominick Richiuso
IPC分类号： H03K1716
CPC分类号： H04L25/0298 , H04L25/0272 , H04L25/0278 , H04L25/029
摘要： An active termination circuit for clamping a signal on a transmission line in an electronic device is described. The active termination circuit is configured to clamp the signal on the transmission line to one of a first reference voltage level and a second reference voltage level. In one embodiment, the active termination circuit includes a bottom clamping transistor coupled to a first potential having a bottom clamping transistor control node arranged for clamping the signal at about a first reference voltage. The active termination circuit also includes a top clamping transistor coupled to a second potential having a top clamping transistor control node arranged for clamping the signal at about a second reference voltage.
摘要翻译：描述了用于钳位电子设备中的传输线上的信号的有源终端电路。有源终端电路被配置为将传输线上的信号钳位到第一参考电压电平和第二参考电压电平之一。在一个实施例中，有源终端电路包括耦合到具有底部钳位晶体管控制节点的第一电位的底部钳位晶体管，用于将信号约束在约第一参考电压处。有源终端电路还包括耦合到具有顶部钳位晶体管控制节点的第二电位的顶部钳位晶体管，用于在大约第二参考电压下钳位信号。

2. 发明授权

US06326804B1 Termination circuits and methods therefor 有权
标题翻译：终端电路及其方法
公开(公告)号：US06326804B1
公开(公告)日：2001-12-04
申请号：US09705423
申请日：2000-11-02
申请人： Adam J. Whitworth , Dominick Richiuso
发明人： Adam J. Whitworth , Dominick Richiuso
IPC分类号： H03K1716
CPC分类号： H04L25/0298 , H04L25/0272 , H04L25/0278 , H04L25/029
摘要： An active termination circuit having localized potential supplies for clamping a signal on a transmission line in an electronic device is described. The active termination circuit is configured to clamp the signal on the transmission line to one of a first reference voltage level and a second reference voltage level. In one embodiment, the active termination circuit includes a bottom clamping transistor coupled to a first localized potential having a bottom clamping transistor control node arranged for clamping the signal at about a first reference voltage. The active termination circuit also includes a top clamping transistor coupled to a second localized potential having a top clamping transistor control node arranged for clamping the signal at about a second reference voltage. Any voltage excursions at the first localized potential does not affect the first localized reference voltage, and vice versa and any voltage excursions at the second localized potential does not affect the second localized reference voltage, and vice versa.
摘要翻译：描述了具有用于钳位电子设备中的传输线上的信号的局部电位电源的有源终端电路。有源终端电路被配置为将传输线上的信号钳位到第一参考电压电平和第二参考电压电平之一。在一个实施例中，有源终端电路包括耦合到第一局部化电位的底部钳位晶体管，其具有底部钳位晶体管控制节点，用于以大约第一参考电压钳位信号。有源终端电路还包括耦合到第二局部化电位的顶部钳位晶体管，其具有顶部钳位晶体管控制节点，该顶部钳位晶体管控制节点用于以大约第二参考电压钳位信号在第一局部电位处的任何电压偏移不影响第一局部参考电压，反之亦然，并且在第二局部电位处的任何电压偏移不影响第二局部参考电压，反之亦然。

3. 发明授权

US06323675B1 Termination circuits and methods therefor 有权
标题翻译：终端电路及其方法
公开(公告)号：US06323675B1
公开(公告)日：2001-11-27
申请号：US09705425
申请日：2000-11-02
申请人： Adam J. Whitworth , Dominick Richiuso
发明人： Adam J. Whitworth , Dominick Richiuso
IPC分类号： H03K19003
CPC分类号： H04L25/0298 , H04L25/0272 , H04L25/0278 , H04L25/029
摘要： An active termination circuit for clamping a signal on a transmission line in an electronic device in a tri-state mode is described. The active circuit includes a tri-state output buffer and a bottom clamping transistor coupled to GND and the tri-state output buffer having a bottom clamping transistor control node arranged for clamping the signal at about GND. A bottom threshold reference transistor coupled to a first reference voltage supply configured to supply a first reference voltage. The bottom threshold reference transistor provides a first bias voltage to the bottom clamping transistor control node that biases the bottom clamping transistor control node at about a first threshold voltage above GND where the first threshold voltage represents a threshold voltage of the bottom clamping transistor. A top clamping transistor coupled to VDD and the tri-state output buffer having a top clamping transistor control node arranged for clamping said signal at about VDD and a top threshold reference transistor coupled to a second reference voltage supply configured to supply a second reference voltage. The top threshold reference transistor provides a second bias voltage to the top clamping transistor control node that biases the top clamping transistor control node at about a second threshold voltage from VDD where the second threshold voltage represents a top clamping transistor threshold voltage.
摘要翻译：描述了用于以三态模式在电子设备中的传输线上夹紧信号的有源终端电路。有源电路包括耦合到GND的三态输出缓冲器和底部钳位晶体管，并且三态输出缓冲器具有用于将信号钳位在大约GND处的底部钳位晶体管控制节点。耦合到被配置为提供第一参考电压的第一参考电压源的底部阈值参考晶体管。底部阈值参考晶体管向底部钳位晶体管控制节点提供第一偏置电压，其将底部钳位晶体管控制节点偏置在高于GND的第一阈值电压处，其中第一阈值电压表示底部钳位晶体管的阈值电压。耦合到VDD的顶部钳位晶体管和具有顶部钳位晶体管控制节点的三态输出缓冲器，所述顶部钳位晶体管控制节点布置成用于将所述信号钳位在大约VDD处;以及顶部阈值参考晶体管，耦合到被配置为提供第二参考电压的第二参考电压源顶部阈值参考晶体管向顶部钳位晶体管控制节点提供第二偏置电压，该偏置电压从VDD的大约第二阈值电压偏置顶部钳位晶体管控制节点，其中第二阈值电压表示顶部钳位晶体管阈值电压。

4. 发明授权

US06307395B1 Termination circuits and methods for bused and networked devices 有权
标题翻译：终端电路和网络设备的方法
公开(公告)号：US06307395B1
公开(公告)日：2001-10-23
申请号：US09605919
申请日：2000-06-28
申请人： Jeffrey C. Kalb , John Jorgensen , Jeffrey C. Kalb, Jr. , Dominick Richiuso
发明人： Jeffrey C. Kalb , John Jorgensen , Jeffrey C. Kalb, Jr. , Dominick Richiuso
IPC分类号： H03K1716
CPC分类号： H04L25/0278 , H04L25/0298
摘要： An active termination circuit for terminating a transmission line in bused or networked device, which might include a plurality of devices. The active termination circuit is configured to clamp a voltage level on the transmission line to one of a first reference voltage level and a second reference voltage level. The active termination circuit includes a first clamping transistor coupled to a transmission line terminal and a first terminal. The transmission line terminal is configured to be coupled to the transmission line in the electronic device. The first terminal is configured to be coupled to the first reference voltage level in the electronic device. There is included a second clamping transistor coupled to the transmission line terminal and a second terminal. The second terminal is configured to be coupled to the second reference voltage level in the electronic device. There is also included a first threshold reference device coupled to the first clamping transistor. The first threshold reference device being configured to maintain a base of the first clamping transistor at about VBE lower than the second reference voltage level. There is further included a second threshold reference device coupled to the second clamping transistor, the second threshold reference device being configured to maintain a base of the second clamping transistor at about VBE higher than the first reference voltage level.
摘要翻译：一种用于终止传统线路的有源终端电路，其可以包括多个设备。有源终端电路被配置为将传输线上的电压电平钳位到第一参考电压电平和第二参考电压电平之一。有源终端电路包括耦合到传输线端子和第一端子的第一钳位晶体管。传输线路终端被配置为耦合到电子设备中的传输线路。第一端子被配置为耦合到电子设备中的第一参考电压电平。包括耦合到传输线端子和第二端子的第二钳位晶体管。第二端子被配置为耦合到电子设备中的第二参考电压电平。还包括耦合到第一钳位晶体管的第一阈值参考器件。第一阈值参考装置被配置为将第一钳位晶体管的基极保持在比第二参考电压电平低约VBEE。还包括耦合到第二钳位晶体管的第二阈值参考装置，第二阈值参考装置被配置为将第二钳位晶体管的基极保持在比第一参考电压电平高约VBEE。

5. 发明申请

US20060205200A1 Low capacitance solder bump interface structure 审中-公开
标题翻译：低电容焊料凸块接口结构
公开(公告)号：US20060205200A1
公开(公告)日：2006-09-14
申请号：US11371175
申请日：2006-03-08
申请人： Dominick Richiuso
发明人： Dominick Richiuso
IPC分类号： H01L21/44
CPC分类号： H01L24/13 , H01L24/11 , H01L2224/05001 , H01L2224/05026 , H01L2224/051 , H01L2224/05572 , H01L2224/056 , H01L2224/13099 , H01L2224/131 , H01L2924/0001 , H01L2924/01022 , H01L2924/01029 , H01L2924/01033 , H01L2924/014 , H01L2924/14 , H01L2924/19043 , H01L2924/30105 , H01L2224/05005 , H01L2224/05541 , H01L2924/00014
摘要： A method for controlling capacitance associated with solder sphere bumps is provided. An improved structure is proposed which uses a much smaller pad on an IC with standard chip dielectric and passivation layers. An additional thick dielectric layer is then applied to the structure and a small via is opened in this thick dielectric layer. An under bump metal (UBM) is deposited and defined to provide a chip to solder sphere bump interface and an electrical connection between the pad and the solder sphere bump. The solder sphere bump can then be attached and reflowed to the UBM. Practical implementations of the invention typically obtain factors of reduction in capacitance of at least 10-20.
摘要翻译：提供了一种用于控制与焊球凸起相关的电容的方法。提出了一种改进的结构，其在具有标准芯片电介质和钝化层的IC上使用更小的焊盘。然后将另外的厚介电层施加到该结构，并且在该厚电介质层中打开小通孔。沉积和限定底部凸块金属（UBM）以提供焊接球体凸块接口的芯片以及焊盘和焊球之间的电连接。然后可以将焊球凸块连接并回流到UBM。本发明的实际实现通常获得至少10-20的电容减小的因素。

6. 发明申请

US20060038635A1 Integrated passive filter incorporating inductors and ESD protectors 有权
标题翻译：集成无源滤波器，包含电感器和ESD保护器
公开(公告)号：US20060038635A1
公开(公告)日：2006-02-23
申请号：US11206667
申请日：2005-08-17
申请人： Dominick Richiuso , William Buchele , Anguel Brankov , Rong Liu , John Jorgensen
发明人： Dominick Richiuso , William Buchele , Anguel Brankov , Rong Liu , John Jorgensen
IPC分类号： H03H7/01
CPC分类号： H03H7/0115 , H01F17/0006 , H01F27/34 , H01L27/0251 , H01L27/08 , H03H7/0107 , H03H7/09
摘要： A method for implementing an inductor-capacitor filter in an integrated circuit. Embodiments of the invention implement a 5-pole LC low-pass filter suitable for incorporation in wireless applications necessitating compact layouts. Inductors are formed in an IC as concentric coils on metallization layers, the concentric coils providing a negative coupling coefficient between the inductors. The invention provides programmable frequency response characteristics, enabling the transmission of high-frequency base band information while attenuating carrier RF frequencies.
摘要翻译：一种用于在集成电路中实现电感器 - 电容滤波器的方法。本发明的实施例实现了适用于无线应用中的5极LC低通滤波器，这需要紧凑的布局。电感器在IC中形成为金属化层上的同心线圈，同心线圈在电感器之间提供负耦合系数。本发明提供了可编程的频率响应特性，使得能够在衰减载波RF频率的同时传输高频基带信息。

7. 发明授权

US06331786B1 Termination circuits and methods therefor 有权
标题翻译：终端电路及其方法
公开(公告)号：US06331786B1
公开(公告)日：2001-12-18
申请号：US09705414
申请日：2000-11-02
申请人： Adam Whitworth , Dominick Richiuso
发明人： Adam Whitworth , Dominick Richiuso
IPC分类号： H03K19003
CPC分类号： H04L25/0298 , H04L25/0272 , H04L25/029
摘要： An active termination circuit having a selective DC power consumption for clamping signals on a bus in an electronic device is described. The active termination circuit is configured to clamp the signals on the bus to one of a first reference voltage level and a second reference voltage level. In one embodiment, the active termination circuit includes bottom clamping transistors coupled to a first potential having bottom clamping transistor control nodes arranged for clamping the signal at about a first reference voltage. The active termination circuit also includes top clamping transistors coupled to a second potential having top clamping transistor control nodes arranged for clamping the signal at about a second reference voltage. The circuit also has a variable current supply coupled to said first threshold reference transistor and said second threshold reference transistor arranged to reduce the DC power consumption of the active termination circuit as needed.
摘要翻译：描述了具有用于在电子设备中的总线上钳位信号的选择性DC功率消耗的有源终端电路。有源终端电路被配置为将总线上的信号钳位到第一参考电压电平和第二参考电压电平之一。在一个实施例中，有源终端电路包括耦合到具有底部钳位晶体管控制节点的第一电位的底部钳位晶体管，被布置用于以大约第一参考电压钳位信号。有源终端电路还包括耦合到具有顶部钳位晶体管控制节点的第二电位的顶部钳位晶体管，用于在大约第二参考电压下钳位信号。电路还具有耦合到所述第一阈值参考晶体管和所述第二阈值参考晶体管的可变电流源，所述第二阈值参考晶体管被设置为根据需要减小有源终端电路的DC功率消耗。

8. 发明授权

US06201679B1 Integrated electrical overload protection device and method of formation 有权
标题翻译：集成电气过载保护装置及其形成方法
公开(公告)号：US06201679B1
公开(公告)日：2001-03-13
申请号：US09326499
申请日：1999-06-04
申请人： Dominick Richiuso
发明人： Dominick Richiuso
IPC分类号： H02H504
CPC分类号： H01L23/62 , H01L2924/0002 , H01L2924/00
摘要： An integrated electrical overload protection device and method of formation which functions as a thermal fuse. The device is integrated directly on the underlying structural or foundational material of an electrical circuit which experiences the electrical overstress. The device can be formed according to standard semiconductor process steps when formed on a semiconductor substrate. The device, or fuse, includes a first and second contact area separated by a gap area. A least a portion of the upper surfaces of the contact areas are covered with a wettable material such as gold. A solder bump, or bridge, is applied which spans the contact areas and provides an closed electrical connection. Upon application of an overload condition across the bridge material, a rise in temperature causes the solder material to melt. The solder flows onto the wettable areas and is drawn out of the gap area to thereby disrupt the electrical connection between the contact areas. The contacts areas, gap, and solder material can be varied to provide fuses with different characteristics.
摘要翻译：一种集成的电气过载保护装置及其形成方法，用作热熔丝。该设备直接集成在经历电气过载的电路的基础结构或基础材料上。当形成在半导体衬底上时，可以根据标准半导体工艺步骤形成器件。该装置或保险丝包括由间隙区域隔开的第一和第二接触区域。接触区域的上表面的至少一部分被诸如金的可湿性材料覆盖。应用焊接凸块或桥接器，跨越接触区域并提供闭合的电连接。当在桥梁材料上施加过载状态时，温度升高导致焊料材料熔化。焊料流入可润湿区域，并从间隙区域中拉出，从而破坏接触区域之间的电连接。可以改变触点区域，间隙和焊料材料以提供具有不同特性的熔断器。

9. 发明授权

US06331787B1 Termination circuits and methods therefor 有权
标题翻译：终端电路及其方法
公开(公告)号：US06331787B1
公开(公告)日：2001-12-18
申请号：US09706237
申请日：2000-11-02
申请人： Adam Whitworth , Dominick Richiuso
发明人： Adam Whitworth , Dominick Richiuso
IPC分类号： H03K19003
CPC分类号： H04L25/0298 , H04L25/0272 , H04L25/0278 , H04L25/029
摘要： An active termination circuit for clamping a signal on a transmission line in an electronic device is described. The active termination circuit is configured to clamp the signal on the transmission line to one of a first reference voltage level and a second reference voltage level. In one embodiment, the active termination circuit includes a bottom clamping transistor coupled to a first potential having a bottom clamping transistor control node arranged for clamping the signal at about a first reference voltage. The active termination circuit also includes a top clamping transistor coupled to a second potential having a top clamping transistor control node arranged for clamping the signal at about a second reference voltage as well as stabilizing capacitors for stabilizing control node voltages.
摘要翻译：描述了用于钳位电子设备中的传输线上的信号的有源终端电路。有源终端电路被配置为将传输线上的信号钳位到第一参考电压电平和第二参考电压电平之一。在一个实施例中，有源终端电路包括耦合到具有底部钳位晶体管控制节点的第一电位的底部钳位晶体管，用于将信号约束在约第一参考电压处。有源终端电路还包括耦合到第二电位的顶部钳位晶体管，其具有顶部钳位晶体管控制节点，该顶部钳位晶体管控制节点布置成用于以大约第二参考电压钳位信号，以及稳定电容器以稳定控制节点电压。

10. 发明授权

US06329837B1 Termination circuits and methods therefor 有权
标题翻译：终端电路及其方法
公开(公告)号：US06329837B1
公开(公告)日：2001-12-11
申请号：US09705595
申请日：2000-11-02
申请人： Adam J. Whitworth , Dominick Richiuso
发明人： Adam J. Whitworth , Dominick Richiuso
IPC分类号： H03K1716
CPC分类号： H04L25/0298 , H04L25/0272 , H04L25/0278 , H04L25/029
摘要： An active termination circuit for clamping signals on a bus in an electronic device is described. The active termination circuit is configured to clamp the signals on the bus to one of a first reference voltage level and a second reference voltage level. In one embodiment, the active termination circuit includes bottom clamping transistors coupled to a first potential having bottom clamping transistor control nodes arranged for clamping the signal at about a first reference voltage. The active termination circuit also includes top clamping transistors coupled to a second potential having top clamping transistor control nodes arranged for clamping the signal at about a second reference voltage.
摘要翻译：描述了用于在电子设备中的总线上夹紧信号的有源终端电路。有源终端电路被配置为将总线上的信号钳位到第一参考电压电平和第二参考电压电平之一。在一个实施例中，有源终端电路包括耦合到具有底部钳位晶体管控制节点的第一电位的底部钳位晶体管，被布置用于以大约第一参考电压钳位信号。有源终端电路还包括耦合到具有顶部钳位晶体管控制节点的第二电位的顶部钳位晶体管，用于在大约第二参考电压下钳位信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式