会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method and apparatus for adjustment and control of an iterative method
of recording analog signals with on-chip trimming techniques
    • 用于利用片上修剪技术来记录模拟信号的迭代方法的调节和控制方法和装置
    • US5623436A
    • 1997-04-22
    • US334589
    • 1994-11-04
    • David SowardsTrevor BlythSakhawat KhanLawrence Engh
    • David SowardsTrevor BlythSakhawat KhanLawrence Engh
    • G11C27/00
    • G11C27/005
    • Method and apparatus for adjustment and control of an iterative method of recording analog signals with on-chip trimming techniques for later playback. The invention allows setting of various parameters for the multi iterative programming technique after chip fabrication so as to allow tighter control and thus higher resolution analog signal sample storage in a given or minimum amount of time. Such parameters include, but are not limited to: the step down voltage from the coarse programming cycle to the fine programming cycle, the incremental voltage increase between each fine pulse, the pulse width of each fine pulse, the number of fine pulses, the incremental voltage increase between each coarse pulse, the pulse width of each course pulse, the number of coarse pulses, and the offset, VOS, which stops further coarse pulses and holds the last coarse level as a reference for the following fine cycle.
    • 用于调整和控制利用片上修剪技术记录模拟信号的迭代方法以用于稍后播放的方法和装置。 本发明允许在芯片制造之后设置用于多重编程技术的各种参数,以允许在给定或最短时间内更严格的控制和因此更高分辨率的模拟信号样本存储。 这些参数包括但不限于:从粗编程周期到精细编程周期的降压电压,每个精细脉冲之间的增量电压增加,每个精细脉冲的脉冲宽度,精细脉冲数,增量 每个粗略脉冲之间的电压增加,每个脉冲的脉冲宽度,粗略脉冲的数量和偏移VOS,其停止进一步的粗略脉冲并保持最后的粗略电平作为以下精细周期的参考。
    • 7. 发明授权
    • Method and apparatus for emulating an electrically erasable programmable read only memory (EEPROM) using non-volatile floating gate memory cells
    • 用于使用非易失性浮动栅极存储单元来仿真电可擦除可编程只读存储器(EEPROM)的方法和装置
    • US06950336B2
    • 2005-09-27
    • US10340342
    • 2003-01-10
    • David SowardsTrevor BlythShane C. Hollmer
    • David SowardsTrevor BlythShane C. Hollmer
    • G11C16/04G11C16/08
    • G11C16/0408G11C16/0425G11C16/08
    • An emulated EEPROM memory array is disclosed based on non-volatile floating gate memory cells, such as Flash cells, where a small group of bits share a common source line and common row lines, so that the small group of bits may be treated as a group during program and erase modes to control the issues of program disturb and effective endurance. The bits common to the shared source line make up the emulated EEPROM page which is the smallest unit that can be erased and reprogrammed, without disturbing other bits. The memory array is physically divided up into groups of columns. One embodiment employs four memory arrays, each consisting of 32 columns and 512 page rows (all four arrays providing a total of 1024 pages with each page having 8 bytes or 64 bits). A global row decoder decodes the major rows and a page row driver and a page source driver enable the individual rows and sources that make up a given array. The page row drivers and page source drivers are decoded by a page row/source supply decoder, based on the addresses to be accessed and the access mode (erase, program or read).
    • 公开了一种基于诸如闪存单元的非易失性浮动栅极存储器单元的模拟EEPROM存储器阵列,其中一小组位共享公共源极线和公共行线,使得该小组位可被视为 在编程和擦除模式下组合,以控制程序干扰和有效耐力的问题。 共享源线通用的位构成仿真EEPROM页面,它是可以擦除和重新编程的最小单元,而不会干扰其他位。 存储器阵列在物理上分成几组。 一个实施例采用四个存储器阵列,每个存储器阵列由32列和512页行组成(所有四个阵列提供总共1024页,每页具有8字节或64位)。 全局行解码器对主要行进行解码,并且页面行驱动程序和页面源驱动程序启用组成给定数组的各个行和源。 基于要访问的地址和访问模式(擦除,编程或读取),页面行驱动器和页面源驱动器由页面行/源供应解码器进行解码。
    • 8. 发明授权
    • Reduction of data dependent power supply noise when sensing the state of a memory cell
    • 当感测存储器单元的状态时,减少与数据有关的电源噪声
    • US06466488B2
    • 2002-10-15
    • US09802184
    • 2001-03-08
    • David SowardsTrevor Blyth
    • David SowardsTrevor Blyth
    • G11C700
    • G11C7/067G11C2207/063
    • A logic level detection circuit that includes a sense amplifier and a consumption equilibration circuit that is topologically distinct from the sense amplifier and that reduces and/or substantially eliminates data dependent electrical consumption by having a data dependent electrical consumption that compensates the data dependent electrical consumption of the sense amplifier. The sense amplifier may be implemented as a current-sensing sense amplifier, and the consumption equilibration circuit may be implemented as a selectively enabled current source that is responsive to a signal generated by the current-sensing sense amplifier. The consumption equilibration circuit may be implemented with a small number of transistors and in a small chip area compared to the number of transistors and chip area used for implementing the sense amplifier.
    • 逻辑电平检测电路,其包括读出放大器和与读出放大器拓扑不同的消耗平衡电路,并且通过具有依赖于数据的电消耗来减少和/或基本消除与数据相关的电消耗, 读出放大器。 感测放大器可以被实现为电流感测读出放大器,并且消耗平衡电路可以被实现为响应于由电流感测读出放大器产生的信号的有选择地使能的电流源。 与用于实现读出放大器的晶体管数量和芯片面积相比,消耗平衡电路可以用少量的晶体管和小的芯片面积实现。