专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07800550B2 Dipole antenna array 失效
标题翻译：偶极天线阵列
公开(公告)号：US07800550B2
公开(公告)日：2010-09-21
申请号：US12071843
申请日：2008-02-27
申请人： Lee-Ting Hsieh , Chih-Hao Lai
发明人： Lee-Ting Hsieh , Chih-Hao Lai
IPC分类号： H01Q9/28
CPC分类号： H01Q1/38 , H01Q5/00 , H01Q5/321 , H01Q5/357 , H01Q21/08
摘要： A dipole antenna array includes a dielectric substrate; electric tuning elements mounted on a first surface and a second surface of the dielectric substrate; resonance elements and ground elements; and a feed line. Each resonance element includes first resonance parts, second resonance parts and a third resonance part. One of the second resonance parts connects the corresponding first resonance part to the third resonance part. The other second resonance parts respectively connect two neighboring first resonance parts. Each ground element includes first ground parts, second ground parts and a third ground part. One of the second ground parts connects one of the first ground parts to the third ground part. The other second ground parts respectively connect to two neighboring first ground parts.
摘要翻译：偶极天线阵列包括电介质基片; 电调谐元件安装在电介质基片的第一表面和第二表面上; 谐振元件和接地元件; 和喂料线。每个谐振元件包括第一谐振部件，第二谐振部件和第三谐振部件。第二共振部分中的一个将对应的第一共振部分连接到第三共振部分。其他第二谐振部分分别连接两个相邻的第一谐振部分。每个接地元件包括第一接地部分，第二接地部分和第三接地部分。第二接地部分之一将第一接地部分之一连接到第三接地部分。其他第二接地部分分别连接到两个相邻的第一接地部分。

2. 发明申请

US20100156734A1 Chip-type antenna for receiving FM broadcasting signal and a manufacturing method thereof 审中-公开
标题翻译：用于接收FM广播信号的芯片型天线及其制造方法
公开(公告)号：US20100156734A1
公开(公告)日：2010-06-24
申请号：US12314940
申请日：2008-12-19
申请人： Chih-Ming Chen , Chih-Wei Chen , Chih-Hao Lai , Ming-Yi Wu , Tzu-Feng Lee
发明人： Chih-Ming Chen , Chih-Wei Chen , Chih-Hao Lai , Ming-Yi Wu , Tzu-Feng Lee
IPC分类号： H01Q7/06 , B05D5/12 , C25D5/54
CPC分类号： H01Q1/2283 , C23C26/00 , C25D5/02 , H01Q7/00
摘要： A chip-type antenna for receiving FM broadcasting signal includes a ceramic substrate, a ferrite layer formed on a top surface of the ceramic substrate, and a radiation structure. The ceramic substrate and the ferrite layer form an antenna substrate. The radiation structure is formed on the antenna substrate. The chip-type antenna for receiving FM broadcasting signal utilizes the high dielectric constant of the ceramic substrate and the electric characteristic of the ferrite layer to reduce the dimension of the antenna.
摘要翻译：用于接收FM广播信号的芯片型天线包括陶瓷基板，形成在陶瓷基板的顶表面上的铁氧体层和辐射结构。陶瓷基板和铁氧体层形成天线基板。辐射结构形成在天线基板上。用于接收FM广播信号的芯片型天线利用陶瓷基片的高介电常数和铁氧体层的电特性来减小天线的尺寸。

3. 发明申请

US20090213024A1 Dipole antenna array 失效
标题翻译：偶极天线阵列
公开(公告)号：US20090213024A1
公开(公告)日：2009-08-27
申请号：US12071843
申请日：2008-02-27
申请人： Lee-Ting Hsieh , Chih-Hao Lai
发明人： Lee-Ting Hsieh , Chih-Hao Lai
IPC分类号： H01Q9/16
CPC分类号： H01Q1/38 , H01Q5/00 , H01Q5/321 , H01Q5/357 , H01Q21/08
摘要： A dipole antenna array includes a dielectric substrate; electric tuning elements mounted on a first surface and a second surface of the dielectric substrate; resonance elements and ground elements; and a feed line. Each resonance element includes first resonance parts, second resonance parts and a third resonance part. One of the second resonance parts connects the corresponding first resonance part to the third resonance part. The other second resonance parts respectively connect two neighboring first resonance parts. Each ground element includes first ground parts, second ground parts and a third ground part. One of the second ground parts connects one of the first ground parts to the third ground part. The other second ground parts respectively connect to two neighboring first ground parts.
摘要翻译：偶极天线阵列包括电介质基片; 电调谐元件安装在电介质基片的第一表面和第二表面上; 谐振元件和接地元件; 和喂料线。每个谐振元件包括第一谐振部件，第二谐振部件和第三谐振部件。第二共振部分中的一个将对应的第一共振部分连接到第三共振部分。其他第二谐振部分分别连接两个相邻的第一谐振部分。每个接地元件包括第一接地部分，第二接地部分和第三接地部分。第二接地部分之一将第一接地部分之一连接到第三接地部分。其他第二接地部分分别连接到两个相邻的第一接地部分。

4. 发明授权

US07545847B2 Frequency synthesizer applied to frequency hopping system 有权
标题翻译：频率合成器适用于跳频系统
公开(公告)号：US07545847B2
公开(公告)日：2009-06-09
申请号：US11773963
申请日：2007-07-06
申请人： Chi-Tung Chang , Chih-Hao Lai , Chieh-Tsao Hwang
发明人： Chi-Tung Chang , Chih-Hao Lai , Chieh-Tsao Hwang
IPC分类号： H04B1/38
CPC分类号： H03L7/183 , H03B21/025
摘要： A frequency synthesizer applied to a frequency hopping system includes a voltage controlled oscillator (VCO), a phase lock loop (PLL) system, a second frequency divider, a first SSB mixer, a second SSB mixer, and a multiplexer. The VCO generates an oscillating frequency. The PLL system includes a first frequency divider and divides the oscillating frequency by 10 to generate a first dividing signal. The second frequency divider divides the oscillating frequency by 2 to generate a second dividing signal and further divides the second dividing signal by 2 to generate a third dividing signal. The first SSB mixer mixes frequencies of the second and third dividing signals to generate a first mixing signal. The second SSB mixer mixes frequencies of the first mixing signal and the first dividing signal to generate a second mixing signal. The Multiplexer determines to output the first mixing signal or the second mixing signal.
摘要翻译：应用于跳频系统的频率合成器包括压控振荡器（VCO），锁相环（PLL）系统，第二分频器，第一SSB混频器，第二SSB混频器和多路复用器。 VCO产生振荡频率。 PLL系统包括第一分频器，并将振荡频率除以10以产生第一分频信号。第二分频器将振荡频率除以2以产生第二分频信号，并将第二分频信号除以2，以产生第三分频信号。第一SSB混频器混合第二和第三分频信号的频率以产生第一混频信号。第二SSB混频器混合第一混频信号和第一分频信号的频率以产生第二混频信号。多路复用器确定输出第一混频信号或第二混频信号。

5. 发明申请

US20090061804A1 Frequency synthesizer applied to a digital television tuner 审中-公开
标题翻译：频率合成器应用于数字电视调谐器
公开(公告)号：US20090061804A1
公开(公告)日：2009-03-05
申请号：US11987029
申请日：2007-11-27
申请人： Chi-Tung Chang , Chih-Hao Lai , Chieh-Tsao Hwang
发明人： Chi-Tung Chang , Chih-Hao Lai , Chieh-Tsao Hwang
IPC分类号： H04B1/06
CPC分类号： H03L7/18 , H03L7/0891 , H03L7/099
摘要： A frequency synthesizer applied to a digital television tuner includes: a voltage controlled oscillator (VCO), a phase locked loop (PLL), a frequency divider unit, and a multiplexer. The maximum oscillated frequency of the VCO is twice its minimum frequency. The PLL controls and locks the VCO output frequency by a frequency control signal. The frequency divider unit includes a plurality of first dividers which form a cascade connection. The frequency divider unit receives the VCO output frequency, and subsequently divides the output frequency one by one. The multiplexer receives the dividing signals, and then chooses one of the dividing signals by a frequency selection signal, and generates a local oscillation signal. Hence, the present invention can implement the frequency synthesizer by simple architecture and cover the frequency ranges of Digital Video Broadcasting standard.
摘要翻译：应用于数字电视调谐器的频率合成器包括：压控振荡器（VCO），锁相环（PLL），分频器单元和多路复用器。 VCO的最大振荡频率是其最小频率的两倍。 PLL通过频率控制信号控制和锁定VCO输出频率。分频器单元包括形成级联连接的多个第一分频器。分频器单元接收VCO输出频率，随后逐个分频输出频率。多路复用器接收分频信号，然后通过频率选择信号选择一个分频信号，并产生本地振荡信号。因此，本发明可以通过简单的架构实现频率合成器并覆盖数字视频广播标准的频率范围。

6. 发明申请

US20080285625A1 FREQUENCY SYNTHESIZER APPLIED TO FREQUENCY HOPPING SYSTEM 有权
标题翻译：频率合成器适用于频率控制系统
公开(公告)号：US20080285625A1
公开(公告)日：2008-11-20
申请号：US11773963
申请日：2007-07-06
申请人： Chi-Tung Chang , Chih-Hao Lai , Chieh-Tsao Hwang
发明人： Chi-Tung Chang , Chih-Hao Lai , Chieh-Tsao Hwang
IPC分类号： H04B1/00
CPC分类号： H03L7/183 , H03B21/025
摘要： A frequency synthesizer applied to a frequency hopping system includes a voltage controlled oscillator (VCO), a phase lock loop (PLL) system, a second frequency divider, a first SSB mixer, a second SSB mixer, and a multiplexer. The VCO generates an oscillating frequency. The PLL system includes a first frequency divider and divides the oscillating frequency by 10 to generate a first dividing signal. The second frequency divider divides the oscillating frequency by 2 to generate a second dividing signal and further divides the second dividing signal by 2 to generate a third dividing signal. The first SSB mixer mixes frequencies of the second and third dividing signals to generate a first mixing signal. The second SSB mixer mixes frequencies of the first mixing signal and the first dividing signal to generate a second mixing signal. The Multiplexer determines to output the first mixing signal or the second mixing signal.
摘要翻译：应用于跳频系统的频率合成器包括压控振荡器（VCO），锁相环（PLL）系统，第二分频器，第一SSB混频器，第二SSB混频器和多路复用器。 VCO产生振荡频率。 PLL系统包括第一分频器，并将振荡频率除以10以产生第一分频信号。第二分频器将振荡频率除以2以产生第二分频信号，并将第二分频信号除以2，以产生第三分频信号。第一SSB混频器混合第二和第三分频信号的频率以产生第一混频信号。第二SSB混频器混合第一混频信号和第一分频信号的频率以产生第二混频信号。多路复用器确定输出第一混频信号或第二混频信号。

7. 发明申请

US20050099249A1 Linear tuning circuit and tuning method thereof 失效
标题翻译：线性调谐电路及其调谐方法
公开(公告)号：US20050099249A1
公开(公告)日：2005-05-12
申请号：US10761984
申请日：2004-01-21
申请人： Chih-Hao Lai
发明人： Chih-Hao Lai
IPC分类号： H03J3/18 , H03J3/06 , H03J5/04
CPC分类号： H03J3/185
摘要： A linear tuning varactor circuit has the first single-end varactor circuit, the second single-end varactor circuit and a voltage divider. The first single-end varactor circuit has tuning terminal receiving the tuning voltage to change the capacitance thereof The second single-end varactor circuit has a reference voltage terminal receiving the reference with constant voltage. The first single-end varactor circuit and the second single-end varactor circuit are coupled to each other in series and have a node. The voltage divider is coupled to the tuning terminal, the reference voltage terminal and the node. The node has a divided voltage, which results from dividing a voltage difference between the tuning voltage and the reference voltage by the voltage divider with a pre-set voltage dividing ratio.
摘要翻译：线性调谐变容二极管电路具有第一单端变容二极管电路，第二单端变容二极管电路和分压器。第一单端变容二极管具有接收调谐电压以改变其电容的调谐端。第二单端可变电抗器电路具有以恒定电压接收参考的参考电压端。第一单端变容二极管电路和第二单端变容二极管电路串联耦合并具有节点。分压器耦合到调谐端子，参考电压端子和节点。节点具有分压，其由调节电压和参考电压之间的电压差由分压器以预设分压比分压。

8. 发明申请

US20080075198A1 Method for I/Q signal adjustment 审中-公开
标题翻译： I / Q信号调整方法
公开(公告)号：US20080075198A1
公开(公告)日：2008-03-27
申请号：US11613177
申请日：2006-12-19
申请人： Chi-Tung Chang , Chieh-Tsao Hwang , Chih-Hao Lai
发明人： Chi-Tung Chang , Chieh-Tsao Hwang , Chih-Hao Lai
IPC分类号： H04L27/20
CPC分类号： H04L27/364 , H03D3/009
摘要： A method for I/Q adjustment is disclosed. The method includes delaying phases of an in-phase signal and a quadrature signal with a predetermined angle for generating an in-phase delay signal and a quadrature delay signal; adjusting magnitudes of the in-phase signal, the quadrature signal, the in-phase delay signal, and the quadrature delay signal according to a magnitude difference signal and a phase control signal; adding the adjusted in-phase signal and the adjusted in-phase delay signal; and adding the adjusted quadrature signal and the adjusted quadrature delay signal.
摘要翻译：公开了一种I / Q调整方法。该方法包括以预定角度延迟同相信号和正交信号的相位，以产生同相延迟信号和正交延迟信号; 根据幅度差信号和相位控制信号调整同相信号，正交信号，同相延迟信号和正交延迟信号的幅度; 添加经调整的同相信号和调整的同相延迟信号; 并将调整后的正交信号和调整后的正交延迟信号相加。

9. 发明授权

US07009472B2 Linear tuning circuit and tuning method thereof 失效
标题翻译：线性调谐电路及其调谐方法
公开(公告)号：US07009472B2
公开(公告)日：2006-03-07
申请号：US10761984
申请日：2004-01-21
申请人： Chih-Hao Lai
发明人： Chih-Hao Lai
IPC分类号： H03J3/06
CPC分类号： H03J3/185
摘要： A linear tuning varactor circuit has the first single-end varactor circuit, the second single-end varactor circuit and a voltage divider. The first single-end varactor circuit has tuning terminal receiving the tuning voltage to change the capacitance thereof The second single-end varactor circuit has a reference voltage terminal receiving the reference with constant voltage. The first single-end varactor circuit and the second single-end varactor circuit are coupled to each other in series and have a node. The voltage divider is coupled to the tuning terminal, the reference voltage terminal and the node. The node has a divided voltage, which results from dividing a voltage difference between the tuning voltage and the reference voltage by the voltage divider with a pre-set voltage dividing ratio.
摘要翻译：线性调谐变容二极管电路具有第一单端变容二极管电路，第二单端变容二极管电路和分压器。第一单端变容二极管具有接收调谐电压以改变其电容的调谐端。第二单端可变电抗器电路具有以恒定电压接收参考的参考电压端。第一单端变容二极管电路和第二单端变容二极管电路串联耦合并具有节点。分压器耦合到调谐端子，参考电压端子和节点。节点具有分压，其由调节电压和参考电压之间的电压差由分压器以预设分压比分压。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式