专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08987608B2 Circuit structure and manufacturing method thereof 有权
标题翻译：电路结构及其制造方法
公开(公告)号：US08987608B2
公开(公告)日：2015-03-24
申请号：US13615722
申请日：2012-09-14
申请人： Shang-Feng Huang , Cheng-Po Yu , Jen-Chi Cheng
发明人： Shang-Feng Huang , Cheng-Po Yu , Jen-Chi Cheng
IPC分类号： H05K1/11 , H05K1/02 , H05K3/46
CPC分类号： H05K1/0221 , H05K3/4644 , Y10T29/49155
摘要： A circuit structure includes an inner circuit layer, a first and a second dielectric layers, a first and a second conductive material layers, and a second and a third conductive layers. The first dielectric layer covers a first conductive layer of the inner circuit layer and has a first surface and first circuit grooves. The first conductive material layer is disposed inside the first circuit grooves. The second conductive layer is disposed on the first surface and includes a signal trace and at least two reference traces. The second dielectric layer covers the first surface and the second conductive layer and has a second surface and second circuit grooves. Widths of the first and the second circuit grooves are smaller than that of the reference traces. The second conductive material layer is disposed inside the second circuit grooves. The third conductive layer is disposed on the second surface.
摘要翻译：电路结构包括内部电路层，第一和第二电介质层，第一和第二导电材料层以及第二和第三导电层。第一电介质层覆盖内电路层的第一导电层，并具有第一表面和第一电路槽。第一导电材料层设置在第一电路槽的内部。第二导电层设置在第一表面上并且包括信号迹线和至少两个参考迹线。第二电介质层覆盖第一表面和第二导电层，并具有第二表面和第二电路槽。第一和第二电路槽的宽度小于参考轨迹的宽度。第二导电材料层设置在第二电路槽的内部。第三导电层设置在第二表面上。

2. 发明授权

US08598463B2 Circuit board and manufacturing method thereof 有权
标题翻译：电路板及其制造方法
公开(公告)号：US08598463B2
公开(公告)日：2013-12-03
申请号：US13050009
申请日：2011-03-17
申请人： Tzyy-Jang Tseng , Chang-Ming Lee , Wen-Fang Liu , Cheng-Po Yu
发明人： Tzyy-Jang Tseng , Chang-Ming Lee , Wen-Fang Liu , Cheng-Po Yu
IPC分类号： H05K1/00 , C23C18/16
CPC分类号： H05K3/12 , C23C18/1605 , C23C18/165 , C25D5/022 , H05K1/0203 , H05K1/056 , H05K3/02 , H05K3/181 , H05K3/188 , H05K3/3436 , H05K2201/0187 , Y10T29/302 , Y10T29/49155 , Y10T156/10
摘要： A circuit board includes a metal pattern layer, a thermally conductive plate, an electrically insulating layer, and at least one electrically insulating material. The thermally conductive plate has a plane. The electrically insulating layer is disposed between the metal pattern layer and the plane and partially covers the plane. The electrically insulating material covers the plane where is not covered by the electrically insulating layer and touches the thermally conductive plate. The electrically insulating layer exposes the electrically insulating material, and a thermal conductivity of the electrically insulating material is larger than a thermal conductivity of the electrically insulating layer.
摘要翻译：电路板包括金属图案层，导热板，电绝缘层和至少一个电绝缘材料。导热板具有平面。电绝缘层设置在金属图案层和平面之间并且部分覆盖平面。电绝缘材料覆盖未被电绝缘层覆盖并接触导热板的平面。电绝缘层暴露电绝缘材料，并且电绝缘材料的热导率大于电绝缘层的热导率。

3. 发明授权

US08373071B2 Embedded wiring board and method for manufacturing the same 有权
标题翻译：嵌入式布线板及其制造方法
公开(公告)号：US08373071B2
公开(公告)日：2013-02-12
申请号：US12696629
申请日：2010-01-29
申请人： Cheng-Po Yu , Chai-Liang Hsu
发明人： Cheng-Po Yu , Chai-Liang Hsu
IPC分类号： H05K1/00
CPC分类号： H05K3/107 , H05K3/181 , H05K3/422 , H05K2201/0376
摘要： A method for manufacturing an embedded wiring board is provided. An activating insulation layer is formed, in which the activating insulation layer includes a plurality of catalyst particles, and covers a first wiring layer. An intaglio pattern and at least one blind via partially exposing the first wiring layer are formed on the activating insulation layer, in which some of the catalyst particles are activated and exposed in the intaglio pattern and the blind via. The activating insulation layer is dipped in a first chemical plating solution, and a solid conductive pillar is formed in the blind via through electroless plating. The activating insulation layer is dipped in a second chemical plating solution after the solid conductive pillar is formed, and a second wiring layer is formed in the intaglio pattern through the electroless plating. Components of the first chemical plating solution and the second chemical plating solution are different.
摘要翻译：提供了一种用于制造嵌入式布线板的方法。形成激活绝缘层，其中活化绝缘层包括多个催化剂颗粒，并覆盖第一布线层。在活化绝缘层上形成凹版图案和部分露出第一布线层的至少一个盲孔，其中一些催化剂颗粒被活化并以凹版图案和盲孔曝光。将激活绝缘层浸入第一化学镀溶液中，并通过化学镀在盲孔中形成固体导电柱。在形成固体导电柱之后，将激活绝缘层浸入第二化学镀溶液中，并且通过无电解电镀在凹版图案中形成第二布线层。第一化学镀液和第二化学镀液的成分不同。

4. 发明授权

US08171626B1 Method for forming embedded circuit 失效
标题翻译：嵌入式电路的形成方法
公开(公告)号：US08171626B1
公开(公告)日：2012-05-08
申请号：US13155375
申请日：2011-06-07
申请人： Cheng-Po Yu , Chi-Min Chang
发明人： Cheng-Po Yu , Chi-Min Chang
IPC分类号： H05K3/02 , H05K3/10 , H05K3/00 , H01R9/00 , H01R43/00
CPC分类号： H05K3/465 , H05K3/107 , H05K2201/0347 , Y10T29/49117 , Y10T29/49147 , Y10T29/49155
摘要： A method for forming an embedded circuit is disclosed. First, a substrate including a dielectric layer is provided. Second, the dielectric layer is entirely covered by a dummy layer. Then, the dummy layer is patterned and a trench is formed in the dielectric layer at the same time. Later, a seed layer is formed to entirely cover the dummy layer and the trench. Next, the dummy layer is removed and the seed layer covering the dummy layer is removed, too. Afterwards, a metal layer is filled in the trench to form an embedded circuit embedded in the dielectric layer.
摘要翻译：公开了一种用于形成嵌入式电路的方法。首先，提供包括电介质层的基板。第二，介电层完全被虚拟层覆盖。然后，对虚拟层进行图案化，同时在电介质层中形成沟槽。之后，形成种子层以完全覆盖虚设层和沟槽。接下来，去除虚拟层，并且去除覆盖虚拟层的种子层。之后，在沟槽中填充金属层，形成嵌入电介质层的嵌入电路。

5. 发明申请

US20120031651A1 CIRCUIT BOARD 审中-公开
标题翻译：电路板
公开(公告)号：US20120031651A1
公开(公告)日：2012-02-09
申请号：US12944275
申请日：2010-11-11
申请人： TZYY-JANG TSENG , Chang-Ming Lee , Wen-Fang Liu , Cheng-Po Yu
发明人： TZYY-JANG TSENG , Chang-Ming Lee , Wen-Fang Liu , Cheng-Po Yu
IPC分类号： H05K1/02 , H05K1/18
CPC分类号： H05K1/0203 , H05K1/056 , H05K3/3436 , H05K2201/0187 , H05K2201/10106
摘要： A circuit board including a circuit layer, a thermally conductive substrate, an insulation layer, and at least one thermally conductive material is provided. The thermally conductive substrate has a plane. The insulation layer is disposed between the circuit layer and the plane and partially covers the plane. The thermally conductive material covers the plane without covered by the insulation layer and is in contact with the thermally conductive substrate. The insulation layer exposes the thermally conductive material.
摘要翻译：提供了包括电路层，导热基板，绝缘层和至少一种导热材料的电路板。导热基板具有平面。绝缘层设置在电路层和平面之间，并部分覆盖平面。导热材料覆盖该平面而不被绝缘层覆盖，并与导热基板接触。绝缘层暴露导热材料。

6. 发明授权

US07867908B2 Method of fabricating substrate 有权
标题翻译：制造基板的方法
公开(公告)号：US07867908B2
公开(公告)日：2011-01-11
申请号：US12422428
申请日：2009-04-13
申请人： Tzyy-Jang Tseng , Chih-Ming Chang , Cheng-Po Yu , Chung W. Ho
发明人： Tzyy-Jang Tseng , Chih-Ming Chang , Cheng-Po Yu , Chung W. Ho
IPC分类号： H01L21/302
CPC分类号： H01L23/142 , H01L21/6835 , H01L33/486 , H01L33/62 , H01L33/642 , H01L2224/32245 , H01L2224/48091 , H01L2224/48247 , H01L2224/73265 , H01L2924/181 , H05K3/06 , H05K3/202 , H05K2201/09881 , H05K2203/0369 , H05K2203/1476 , H01L2924/00012 , H01L2924/00 , H01L2924/00014
摘要： A method of fabricating a substrate includes following steps. First, a metallic panel having a first surface and a second surface is provided. A first half-etching process is carried out to etch the first surface of the metallic panel to a first depth so that a first patterned metallic layer is formed on the first surface. Next, a first insulating material is deposited into gaps in the first patterned metallic layer to form a first insulator. Thereafter, a second half-etching process is carried out to etch the second surface of the metallic panel to a second depth and expose at least a portion of the first insulator so that a second patterned metallic layer is formed on the second surface. The first depth and the second depth together equal the thickness of the metallic panel.
摘要翻译：制造衬底的方法包括以下步骤。首先，提供具有第一表面和第二表面的金属板。执行第一半蚀刻工艺以将金属板的第一表面蚀刻到第一深度，使得在第一表面上形成第一图案化金属层。接下来，将第一绝缘材料沉积在第一图案化金属层中的间隙中以形成第一绝缘体。此后，执行第二半蚀刻工艺以将金属板的第二表面蚀刻到第二深度并且暴露第一绝缘体的至少一部分，使得在第二表面上形成第二图案化金属层。第一深度和第二深度一起等于金属面板的厚度。

7. 发明授权

US07834274B2 Multi-layer printed circuit board and method for fabricating the same 有权
标题翻译：多层印刷电路板及其制造方法
公开(公告)号：US07834274B2
公开(公告)日：2010-11-16
申请号：US11554882
申请日：2006-10-31
申请人： Ming-Huan Yang , Chung-Wei Wang , Chia-Chi Wu , Chao-Kai Cheng , Tzyy-Jang Tseng , Chang-Ming Lee , Cheng-Po Yu , Cheng-Hung Yu
发明人： Ming-Huan Yang , Chung-Wei Wang , Chia-Chi Wu , Chao-Kai Cheng , Tzyy-Jang Tseng , Chang-Ming Lee , Cheng-Po Yu , Cheng-Hung Yu
IPC分类号： H05K1/03
CPC分类号： H05K3/182 , H05K3/389 , H05K3/421 , H05K3/422 , H05K3/426 , H05K3/4661 , H05K2203/013 , H05K2203/0565 , H05K2203/0709 , Y10T29/49155
摘要： A method for fabricating a double-sided or multi-layer printed circuit board (PCB) by ink-jet printing that includes providing a substrate, forming a first self-assembly membrane (SAM) on at least one side of the substrate, forming a non-adhesive membrane on the first SAM, forming at least one microhole in the substrate, forming a second SAM on a surface of the microhole, providing catalyst particles on the at least one side of the substrate and on the surface of the microhole, and forming a catalyst circuit pattern on the substrate.
摘要翻译：一种通过喷墨印刷制造双面或多层印刷电路板（PCB）的方法，其包括提供基板，在所述基板的至少一侧上形成第一自组装膜（SAM），形成在所述第一SAM上形成非粘性膜，在所述基底中形成至少一个微孔，在所述微孔的表面上形成第二SAM，在所述基底的至少一侧和所述微孔的表面上提供催化剂颗粒，以及在基板上形成催化剂电路图案。

8. 发明申请

US20100266752A1 METHOD FOR FORMING CIRCUIT BOARD STRUCTURE OF COMPOSITE MATERIAL 审中-公开
标题翻译：形成复合材料电路板结构的方法
公开(公告)号：US20100266752A1
公开(公告)日：2010-10-21
申请号：US12763224
申请日：2010-04-20
申请人： Tzyy-Jang Tseng , Cheng-Po Yu , Wen-Fang Liu
发明人： Tzyy-Jang Tseng , Cheng-Po Yu , Wen-Fang Liu
IPC分类号： H05K3/10
CPC分类号： H05K3/107 , H05K1/036 , H05K1/0373 , H05K3/181 , H05K3/184 , H05K3/185 , H05K2201/0236 , H05K2201/0257 , H05K2203/0264 , H05K2203/107 , H05K2203/308
摘要： A method for forming a circuit board structure of composite material is disclosed. First, a composite material structure including a substrate and a composite material dielectric layer is provided. The composite material dielectric layer includes a catalyst dielectric layer contacting the substrate and at least one sacrificial layer contacting the catalyst dielectric layer. The sacrificial layer is insoluble in water. Later, the composite material dielectric layer is patterned and simultaneously catalyst particles are activated. Then, a conductive layer is formed on the activated catalyst particles. Afterwards, at least one sacrificial layer is removed.
摘要翻译：公开了一种形成复合材料的电路板结构的方法。首先，提供包括基板和复合材料介电层的复合材料结构。复合材料介电层包括与基底接触的催化剂介电层和与催化剂介电层接触的至少一个牺牲层。牺牲层不溶于水。之后，复合材料介电层被图案化，同时催化剂颗粒被激活。然后，在活化的催化剂颗粒上形成导电层。之后，去除至少一个牺牲层。

9. 发明授权

US07642571B2 Substrate core 有权
标题翻译：基板芯
公开(公告)号：US07642571B2
公开(公告)日：2010-01-05
申请号：US11128768
申请日：2005-05-12
申请人： Tzyy-Jang Tseng , Chih Ming Chang , Cheng Po Yu , Chung W. Ho
发明人： Tzyy-Jang Tseng , Chih Ming Chang , Cheng Po Yu , Chung W. Ho
IPC分类号： H01L27/10
CPC分类号： H05K3/4602 , H01L21/4857 , H01L23/142 , H01L23/3677 , H01L23/49822 , H01L2924/0002 , H05K1/0206 , H05K1/0265 , H05K3/06 , H05K3/107 , H05K2201/09881 , H05K2203/0369 , H05K2203/1476 , H01L2924/00
摘要： A substrate including a first patterned metallic layer, a second patterned metallic layer and an insulator is provided. One side of the first patterned metallic layer is connected to a corresponding side of the second patterned metallic layer. The first patterned metallic layer and the second patterned metallic layer are formed as a whole. The insulator fills the gaps in the first patterned metallic layer and the gaps in the second patterned metallic layer.
摘要翻译：提供了包括第一图案化金属层，第二图案化金属层和绝缘体的基板。第一图案化金属层的一侧连接到第二图案化金属层的相应侧。第一图案化金属层和第二图案化金属层整体形成。绝缘体填充第一图案化金属层中的间隙和第二图案化金属层中的间隙。

10. 发明授权

US07535098B2 Structure of substrate 有权
标题翻译：基底结构
公开(公告)号：US07535098B2
公开(公告)日：2009-05-19
申请号：US11128769
申请日：2005-05-12
申请人： Tzyy-Jang Tseng , Chih Ming Chang , Cheng Po Yu , Chung W. Ho
发明人： Tzyy-Jang Tseng , Chih Ming Chang , Cheng Po Yu , Chung W. Ho
IPC分类号： H01L23/10 , H05K5/00 , H01L35/34
CPC分类号： H01L23/142 , H01L21/6835 , H01L33/486 , H01L33/62 , H01L33/642 , H01L2224/32245 , H01L2224/48091 , H01L2224/48247 , H01L2224/73265 , H01L2924/181 , H05K3/06 , H05K3/202 , H05K2201/09881 , H05K2203/0369 , H05K2203/1476 , H01L2924/00012 , H01L2924/00 , H01L2924/00014
摘要： A substrate having a metallic panel and an insulator is provided. The metallic panel comprises two patterned metallic layers. The two patterned metallic layers are disposed on the respective sides of the metallic panel and connected with each other. The metallic panel has an upper surface and a lower surface. The heat dissipating pathway between the upper and the lower surface is constructed using a metal. The insulator is positioned in the gaps between the patterned metallic layers.
摘要翻译：提供具有金属板和绝缘体的基板。金属面板包括两个图案化的金属层。两个图案化的金属层设置在金属板的相应侧上并相互连接。金属板具有上表面和下表面。上表面和下表面之间的散热通道使用金属构成。绝缘体位于图案化的金属层之间的间隙中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式