专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20050149658A1 Method for signaling PCI/PCI-X standard hot-plug controller (SHPC) command status 有权
标题翻译：信号PCI / PCI-X标准热插拔控制器（SHPC）命令状态的方法
公开(公告)号：US20050149658A1
公开(公告)日：2005-07-07
申请号：US10750338
申请日：2003-12-31
申请人： Peter Martin , Buck Gremel
发明人： Peter Martin , Buck Gremel
IPC分类号： G06F13/00 , G06F13/38
CPC分类号： G06F13/385
摘要： According to embodiments of the present invention, indicators on a PCI/PCI-X controlled by a Standard Hot-Plug Controller (SHPC) have non-fifty percent duty cycle blinking patterns that communicate to an operator a particular command being processed, whether the command was processed successfully, whether a “hard” or “soft” error occurred if the command was processed successfully, and whether power was applied to the slot if the command was not processed successfully.
摘要翻译：根据本发明的实施例，由标准热插拔控制器（SHPC）控制的PCI / PCI-X上的指示器具有非50％占空比的闪烁模式，其向操作者通信正在处理的特定命令，无论命令被成功处理，如果命令成功处理，是否发生“硬”或“软”错误，以及如果命令未成功处理，是否将电源应用于插槽。

2. 发明授权

US07353313B2 General input/output architecture, protocol and related methods to manage data integrity 有权
标题翻译：一般输入/输出架构，协议和相关方法来管理数据完整性
公开(公告)号：US07353313B2
公开(公告)日：2008-04-01
申请号：US11585648
申请日：2006-10-23
申请人： Eric R. Wehage , Jasmin Ajanovic , David Harriman , David M. Lee , Blaise Fanning , Buck Gremel , Ken Creta , Wayne Moore
发明人： Eric R. Wehage , Jasmin Ajanovic , David Harriman , David M. Lee , Blaise Fanning , Buck Gremel , Ken Creta , Wayne Moore
IPC分类号： G06F13/14
CPC分类号： H04L47/10 , G06F5/06 , G06F13/124 , G06F13/385 , G06F13/4059 , G06F13/42 , G06F13/4221 , G06F13/4252 , G06F13/4265 , G06F13/4269 , G06F13/4282 , H04L47/30
摘要： An enhanced general input/output (EGIO) communication architecture, protocol and related methods are presented. The elements of an EGIO architecture may include one or more of a root complex (e.g., implemented within a bridge), a switch, and end-points, each incorporating at least a subset of EGIO features to support EGIO communication between such elements.
摘要翻译：提出了一种增强的一般输入/输出（EGIO）通信架构，协议和相关方法。 EGIO架构的元件可以包括根复合体（例如，在桥内实现），交换机和终点中的一个或多个，每个结合至少一个EGIO特征的子集以支持这些元素之间的EGIO通信。

3. 发明申请

US20070038793A1 General input/output architecture, protocol and related methods to manage data integrity 有权
标题翻译：一般输入/输出架构，协议和相关方法来管理数据完整性
公开(公告)号：US20070038793A1
公开(公告)日：2007-02-15
申请号：US11585648
申请日：2006-10-23
申请人： Eric Wehage , Jasmin Ajanovic , David Harriman , David Lee , Blaise Fanning , Buck Gremel , Ken Creta , Wayne Moore
发明人： Eric Wehage , Jasmin Ajanovic , David Harriman , David Lee , Blaise Fanning , Buck Gremel , Ken Creta , Wayne Moore
IPC分类号： G06F13/14
CPC分类号： H04L47/10 , G06F5/06 , G06F13/124 , G06F13/385 , G06F13/4059 , G06F13/42 , G06F13/4221 , G06F13/4252 , G06F13/4265 , G06F13/4269 , G06F13/4282 , H04L47/30
摘要： An enhanced general input/output communication architecture, protocol and related methods are presented.
摘要翻译：提出了一种增强的通用输入/输出通信架构，协议和相关方法。

4. 发明申请

US20050144339A1 Speculative processing of transaction layer packets 审中-公开
标题翻译：事务层报文的推测处理
公开(公告)号：US20050144339A1
公开(公告)日：2005-06-30
申请号：US10746481
申请日：2003-12-24
申请人： Mahesh Wagh , Buck Gremel , Naveen Bohra
发明人： Mahesh Wagh , Buck Gremel , Naveen Bohra
IPC分类号： G06F3/00 , H04L29/06 , H04L29/08
CPC分类号： H04L69/12 , H04L69/32
摘要： A receiving device in which transaction layer packets are speculatively forwarded, is disclosed. The receiving device includes a physical layer, a link layer, a transaction layer, and a core. Transaction layer packets are forwarded to the transaction layer before processing at the link layer is completed, and without the use of memory storage at the link layer. A link layer engine checks the sequence number only and not the CRC before forwarding the packet to the transaction layer. This allows the transaction layer to pre-process the packet, such as verifying header information. However, the transaction layer is unable to make the transaction globally available until the link layer has verified the CRC of the packet. The simultaneous processing of the packet by both the link layer and the transaction layer may reduce latency and lessens the amount of memory needed for processing.
摘要翻译：披露了事务层分组被推测转发的接收设备。接收设备包括物理层，链路层，事务层和核心。在链路层处理完成之前，事务层数据包被转发到事务层，而不用在链路层使用存储器。链路层引擎仅在将数据包转发到事务层之前检查序列号而不是CRC。这允许事务层预处理数据包，例如验证头信息。然而，事务层无法使事务全局可用，直到链路层已经验证了数据包的CRC。通过链路层和事务层同时处理数据包可以减少延迟并减少处理所需的存储量。

5. 发明授权

US07152128B2 General input/output architecture, protocol and related methods to manage data integrity 有权
标题翻译：一般输入/输出架构，协议和相关方法来管理数据完整性
公开(公告)号：US07152128B2
公开(公告)日：2006-12-19
申请号：US10227600
申请日：2002-08-23
申请人： Eric R. Wehage , Jasmin Ajanovic , David Harriman , David M. Lee , Blaise Fanning , Buck Gremel , Ken Creta , Wayne Moore
发明人： Eric R. Wehage , Jasmin Ajanovic , David Harriman , David M. Lee , Blaise Fanning , Buck Gremel , Ken Creta , Wayne Moore
IPC分类号： G06F13/14
CPC分类号： H04L47/10 , G06F5/06 , G06F13/124 , G06F13/385 , G06F13/4059 , G06F13/42 , G06F13/4221 , G06F13/4252 , G06F13/4265 , G06F13/4269 , G06F13/4282 , H04L47/30
摘要： An enhanced general input/output communication architecture, protocol and related methods are presented. In one embodiment, a method is described comprising receiving a datagram at general input/output (GIO) interface from a remote GIO interface coupled through a GIO link, validating content of one or more packets embedded within the received datagram, and issuing an acknowledgment to the remote GIO interface that the datagram was successfully received on positive validation of the datagram before promoting the embedded packets to a transaction layer of the GIO interface. Other embodiments are also described.
摘要翻译：提出了一种增强的通用输入/输出通信架构，协议和相关方法。在一个实施例中，描述了一种方法，其包括从通过GIO链路耦合的远程GIO接口在一般输入/输出（GIO）接口处接收数据报，验证嵌入在所接收的数据报中的一个或多个分组的内容，以及向在将嵌入式数据包推送到GIO接口的事务层之前，数据报成功接收数据报的正确验证的远程GIO接口。还描述了其它实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式