专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2011146057A1 OPTICAL INTERCONNECT FABRICS AND OPTICAL SWITCHES 审中-公开
标题翻译：光学互连织物和光学开关
公开(公告)号：WO2011146057A1
公开(公告)日：2011-11-24
申请号：PCT/US2010/035352
申请日：2010-05-19
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , BINKERT, Nathan Lorenzo , MCLAREN, Moray , TAN, Michael Renne Ty , DAVIS, Alan Lynn
发明人： BINKERT, Nathan Lorenzo , MCLAREN, Moray , TAN, Michael Renne Ty , DAVIS, Alan Lynn
IPC分类号： G02B6/28 , G02B6/35
CPC分类号： G02B6/43
摘要： Optical interconnect fabrics and optical switches are disclosed. In one aspect, an optical interconnect fabric comprises one or more bundles of optical broadcast buses (202, 204). Each optical broadcast bus is optically coupled at one end to a node and configured to transmit optical signals generated by the node. The optical fabric also includes a number of optical tap arrays (206-213) distributed along each bundle of optical broadcast buses. Each optical tap array is configured to divert a portion of the optical power associated with the optical signals carried by a bundle of optical broadcast buses to one of the nodes.
摘要翻译：公开了光互连结构和光开关。在一个方面，光学互连结构包括一个或多个光学广播总线束（202,204）。每个光学广播总线在一端光耦合到节点并且被配置为传送由节点产生的光信号。光学结构还包括沿着每束光学广播总线分布的多个光学抽头阵列（206-213）。每个光抽头阵列被配置为将与由一束光学广播总线携带的光信号相关联的光功率的一部分转移到节点之一。

2. 发明申请

WO2012105947A1 CABLE HARNESS SWITCHES 审中-公开
标题翻译：电缆线束开关
公开(公告)号：WO2012105947A1
公开(公告)日：2012-08-09
申请号：PCT/US2011/023225
申请日：2011-01-31
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , SCHLANSKER, Michael , TAN, Michael Renne Ty , BINKERT, Nathan Lorenzo , MORRIS, Dale C. , SORIN, Wayne V.
发明人： SCHLANSKER, Michael , TAN, Michael Renne Ty , BINKERT, Nathan Lorenzo , MORRIS, Dale C. , SORIN, Wayne V.
IPC分类号： H04L29/10 , H04L12/50
CPC分类号： G06F13/40 , H04L49/40 , H04L49/60
摘要： In one implementation, a cable harness switch includes a plurality of input ports, a first plurality of output ports, a second plurality of input ports, and a circuit switch module. Each input port from the plurality of input ports is configured to be coupled to a network link. Each output port from the first plurality of output ports is configured to be coupled to a network link. Each output port from the second plurality of output ports configured to be coupled to a network switch device. The circuit switch module is operatively coupled to the plurality of input ports, the first plurality of output ports, and the second plurality of output ports to define a network circuit including an input port from the plurality of input ports and an output port from the first plurality of output ports and the second plurality of output ports.
摘要翻译：在一个实施方式中，电缆束开关包括多个输入端口，第一多个输出端口，第二多个输入端口和电路开关模块。来自多个输入端口的每个输入端口被配置为耦合到网络链路。来自第一多个输出端口的每个输出端口被配置为耦合到网络链路。来自第二多个输出端口的每个输出端口被配置为耦合到网络交换设备。电路开关模块可操作地耦合到多个输入端口，第一多个输出端口和第二多个输出端口，以限定网络电路，其包括来自多个输入端口的输入端口和来自第一输入端口的输出端口多个输出端口和第二多个输出端口。

3. 发明申请

WO2011078844A1 CIRCUIT SWITCHED OPTICAL INTERCONNECTION FABRIC 审中-公开
标题翻译：电路切换光纤互连面板
公开(公告)号：WO2011078844A1
公开(公告)日：2011-06-30
申请号：PCT/US2009/069038
申请日：2009-12-21
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , TAN, Michael Renne Ty , BINKERT, Nathan Lorenzo , JOUPPI, Norman Paul , MCLAREN, Moray , AHN, Jung Ho
发明人： TAN, Michael Renne Ty , BINKERT, Nathan Lorenzo , JOUPPI, Norman Paul , MCLAREN, Moray , AHN, Jung Ho
IPC分类号： G02B6/35 , H04B10/12
CPC分类号： G02B6/43 , G02B6/351 , G02B6/3556 , G02B6/3596 , G02B6/3598
摘要： A circuit switched optical interconnection fabric (100) includes a first hollow metal waveguide (115) and a second hollow metal waveguide (120) which intersects the first hollow metal waveguide (115) to form an intersection (122). An optical element (125) within the intersection (122) is configured to selectively direct an optical signal between the first hollow metal waveguide (115) and a second hollow metal waveguide (120).
摘要翻译：电路交换光互连布线（100）包括与第一中空金属波导（115）相交以形成交点（122）的第一中空金属波导（115）和第二中空金属波导（120）。交叉点（122）内的光学元件（125）被配置为选择性地引导第一中空金属波导（115）和第二中空金属波导（120）之间的光信号。

4. 发明申请

WO2011071499A1 FAIR TOKEN ARBITRATION SYSTEMS AND METHODS 审中-公开
标题翻译：公平仲裁系统和方法
公开(公告)号：WO2011071499A1
公开(公告)日：2011-06-16
申请号：PCT/US2009/067574
申请日：2009-12-10
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , BINKERT, Nathan, Lorenzo , SCHREIBER, Robert, Samuel
发明人： BINKERT, Nathan, Lorenzo , SCHREIBER, Robert, Samuel
IPC分类号： G06F13/364
CPC分类号： H04L12/433 , H04J14/0256 , H04J14/0267 , H04J14/0283
摘要： Various embodiments of the present invention are directed to arbitration systems and methods. In one embodiment, an arbitration system comprises a loop-shaped arbitration waveguide (602), a loop-shaped hungry waveguide (603), and a loop-shaped broadcast waveguide (604). The arbitration, hungry, and broadcast waveguides optically coupled to a home node and a number of requesting nodes. The arbitration waveguide transmits tokens injected by the home node. A token extracted by a requesting node grants the node access to a resource for the duration or length of the token. The hungry waveguide transmits light injected by the home node. A requesting node in a hungry state extracts the light from the hungry waveguide. The broadcast waveguide transmits light injected by the home node such that the light indicates to requesting nodes not in the hungry state to stop extracting tokens from the arbitration waveguide.
摘要翻译：本发明的各种实施例涉及仲裁系统和方法。在一个实施例中，仲裁系统包括环形仲裁波导（602），环形饥饿波导（603）和环形广播波导（604）。仲裁，饥饿和广播波导光耦合到家庭节点和多个请求节点。仲裁波导传输由归属节点注入的令牌。由请求节点提取的令牌在令牌的持续时间或长度内授予节点对资源的访问。饥饿的波导传输由家庭节点注入的光。饥饿状态下的请求节点从饥饿波导中提取光。广播波导传输由家庭节点注入的光，使得光指示不处于饥饿状态的请求节点停止从仲裁波导提取令牌。

5. 发明申请

WO2009055029A3 THREE-DIMENSIONAL DIE STACKS WITH INTER-DEVICE AND INTRA-DEVICE OPTICAL INTERCONNECT 审中-公开
标题翻译：具有设备间和设备内光学互连的三维模块
公开(公告)号：WO2009055029A3
公开(公告)日：2009-07-09
申请号：PCT/US2008012116
申请日：2008-10-23
申请人： HEWLETT PACKARD DEVELOPMENT CO , BINKERT NATHAN LORENZO , JOUPPI NORMAN PAUL , DAVIS ALAN LYNN , BEAUSOLEIL RAYMOND G
发明人： BINKERT NATHAN LORENZO , JOUPPI NORMAN PAUL , DAVIS ALAN LYNN , BEAUSOLEIL RAYMOND G
IPC分类号： H01L23/12 , H01L23/48 , H01L23/52
CPC分类号： G02B6/43 , H01L2224/16225
摘要： Examples of a computer system (100) packaged in a three-dimensional stack of dies are described. The package includes an electrical die (102, 104, 106) and an optical die (108) coupled to and stacked with the electrical die. The electrical die includes circuitry to process and communicate electrical signals, and the optical die includes structures to transport optical signals. The electrical die has a smaller area than the optical die so that the optical die includes an exposed mezzanine (128) which is configured with optical input/output ports (125,708, 802). Additionally, the packaging (120) can be configured to provide structural support against insertion forces for external optical connections (124).
摘要翻译：描述了封装在管芯的三维堆叠中的计算机系统（100）的示例。封装包括电子管芯（102,104,106）和耦合到电子管芯并与电子管芯堆叠的光学管芯（108）。电子管芯包括处理和传送电信号的电路，并且光学管芯包括传输光学信号的结构。电气芯片具有比光学芯片更小的面积，使得光学芯片包括配置有光学输入/输出端口（125,708,802）的暴露的夹层（128）。另外，包装（120）可以被配置为提供针对外部光学连接（124）的插入力的结构支撑。

6. 发明申请

WO2009055032A3 ALL OPTICAL FAST DISTRIBUTED ARBITRATION IN A COMPUTER SYSTEM DEVICE 审中-公开
公开(公告)号：WO2009055032A3
公开(公告)日：2009-04-30
申请号：PCT/US2008/012119
申请日：2008-10-23
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , BEAUSOLEIL, Raymond G , FIORENTINO, Marco , JOUPPI, Norman Paul, , BINKERT, Nathan Lorenzo, , SCHREIBER, Robert Samuel, , XU, Qianfan
发明人： BEAUSOLEIL, Raymond G , FIORENTINO, Marco , JOUPPI, Norman Paul, , BINKERT, Nathan Lorenzo, , SCHREIBER, Robert Samuel, , XU, Qianfan
IPC分类号： H01L23/12 , H01L23/48 , H01L23/52
摘要： Various embodiments of the present invention are directed to systems and methods for all optical distributed arbitration for computer system components (1801-1804) communicatively coupled via a photonic interconnect in a computer system device. The embodiments of the optical arbitration in the computer system provides arbitration schemes with fixed priority (2000) and non-fixed priority (1830, 2200). The non-fixed priority scheme embodiments can provide fairness in arbitration. In some embodiments, delivery of light power and arbitration are combined (1830, 2001).

7. 发明申请

WO2012057749A1 RECEIVERS AND TRANSCEIVERS FOR OPTICAL MULTIBUS SYSTEMS 审中-公开
标题翻译：光纤多系统的接收器和收发器
公开(公告)号：WO2012057749A1
公开(公告)日：2012-05-03
申请号：PCT/US2010/054269
申请日：2010-10-27
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , MCLAREN, Moray , BINKERT, Nathan Lorenzo , WARREN, David A. , TAN, Michael Renne Ty
发明人： MCLAREN, Moray , BINKERT, Nathan Lorenzo , WARREN, David A. , TAN, Michael Renne Ty
IPC分类号： H04B10/06 , H04B10/04
CPC分类号： H04J14/02 , H04B10/278
摘要： This disclosure is directed to optical-to-electrical receiver and transceiver integrated circuits that can be used to send and receive multiple optical signal data streams using at least one optical bus. In one aspect, a fan-in integrated circuit of a node includes an arbiter/multiplexer (706), and at least one receiver (701-704), Each receiver is electronically connected to the arbiter/multiplexer. Each receiver receives at least one optical signal over an optical broadcast bus ( 100,200) and converts the optical signals into a data stream encoded in electronic signals. The arbiter/multiplexer selects one receiver at a time to send an electronic signal to the arbiter/multiplexer and outputs the electronic signal to the node for processing.
摘要翻译：本公开涉及可用于使用至少一个光学总线发送和接收多个光信号数据流的光 - 电接收器和收发器集成电路。在一个方面，节点的扇入式集成电路包括仲裁器/多路复用器（706）和至少一个接收器（701-704），每个接收器电连接到仲裁器/多路复用器。每个接收器通过光学广播总线（100,200）接收至少一个光信号，并将光信号转换成以电子信号编码的数据流。仲裁器/多路复用器一次选择一个接收器，将电子信号发送到仲裁器/多路复用器，并将电子信号输出到节点进行处理。

8. 发明申请

WO2009055032A2 ALL OPTICAL FAST DISTRIBUTED ARBITRATION IN A COMPUTER SYSTEM DEVICE 审中-公开
标题翻译：计算机系统设备中的所有光学快速分布式仲裁
公开(公告)号：WO2009055032A2
公开(公告)日：2009-04-30
申请号：PCT/US2008012119
申请日：2008-10-23
申请人： HEWLETT PACKARD DEVELOPMENT CO , BEAUSOLEIL RAYMOND G , FIORENTINO MARCO , JOUPPI NORMAN PAUL , BINKERT NATHAN LORENZO , SCHREIBER ROBERT SAMUEL , XU QIANFAN
发明人： BEAUSOLEIL RAYMOND G , FIORENTINO MARCO , JOUPPI NORMAN PAUL , BINKERT NATHAN LORENZO , SCHREIBER ROBERT SAMUEL , XU QIANFAN
IPC分类号： H01L23/12 , H01L23/48 , H01L23/52
CPC分类号： G02B6/43 , G02B6/12007 , H01L24/13 , H01L24/16 , H01L24/45 , H01L24/48 , H01L25/0657 , H01L25/18 , H01L31/101 , H01L2224/13025 , H01L2224/451 , H01L2224/48091 , H01L2224/73253 , H01L2224/73265 , H01L2225/06541 , H01L2924/01019 , H01L2924/01068 , H01L2924/12043 , H01L2924/14 , H01L2924/00014 , H01L2924/00
摘要： Various embodiments of the present invention are directed to systems and methods for all optical distributed arbitration for computer system components (1801-1804) communicatively coupled via a photonic interconnect in a computer system device. The embodiments of the optical arbitration in the computer system provides arbitration schemes with fixed priority (2000) and non-fixed priority (1830, 2200). The non-fixed priority scheme embodiments can provide fairness in arbitration. In some embodiments, delivery of light power and arbitration are combined (1830, 2001).
摘要翻译：本发明的各种实施例涉及用于计算机系统组件（1801-1804）的所有光学分布式仲裁的系统和方法，其通过计算机系统设备中的光子互连通信地耦合。计算机系统中的光学仲裁的实施例提供具有固定优先级（2000）和非固定优先级（1830,2200）的仲裁方案。非固定优先权方案实施例可以在仲裁中提供公平性。在一些实施例中，组合光功率和仲裁的传递（1830,2001）。

9. 发明申请

WO2009055031A1 THREE-DIMENSIONAL MEMORY MODULE ARCHITECTURES 审中-公开
标题翻译：三维存储器模块架构
公开(公告)号：WO2009055031A1
公开(公告)日：2009-04-30
申请号：PCT/US2008/012118
申请日：2008-10-23
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , MCLAREN, Moray , AHN, Jung Ho, , DAVIS, Alan Lynn, , BINKERT, Nathan Lorenzo, , JOUPPI, Norman Paul,
发明人： MCLAREN, Moray , AHN, Jung Ho, , DAVIS, Alan Lynn, , BINKERT, Nathan Lorenzo, , JOUPPI, Norman Paul,
IPC分类号： G11C5/02
CPC分类号： G11C5/04 , G11C5/02 , G11C5/025 , G11C13/04 , G11C2211/4016 , G11C2213/71 , H01L25/0657 , H01L25/18 , H01L2225/06534 , H01L2225/06541 , H01L2225/06565 , H01L2924/0002 , H01L2924/15311 , H01L2924/00
摘要： Various embodiments of the present invention are directed to stacked memory modules. In one embodiment of the present invention, a memory module (100,600,1200,1400) comprises at least one memory-controller layer (102,602,1204,1402) stacked with at least one memory layer. Fine pitched through vias (e.g., through silicon vias) (114,116) extend approximately perpendicular to a surface of the at least one memory controller through the stack providing electronic communication between the at least one memory controller (401-404) and the at least one memory layers. Additionally, the memory-controller layer includes at least one external interface configured to transmit data to and from the memory module. Furthermore, the memory module can include an optical layer (602,1202). The optical layer can be included in the stack and has a bus waveguide to transmit data to and from the at least one memory controller. The external interface can be an optical external interface which interfaces with the optical layer.
摘要翻译：本发明的各种实施例涉及堆叠的存储器模块。在本发明的一个实施例中，存储器模块（100,600,1200,1400）包括与至少一个存储器层堆叠的至少一个存储器控制器层（102,602,1204,1402）。通过通孔（例如，通过硅通孔）（114,116）精细地延伸通过堆叠大致垂直于至少一个存储器控制器的表面延伸，从而提供至少一个存储器控制器（401-404）与至少一个存储器控制器内存层。此外，存储器控制器层包括被配置为向存储器模块传送数据和从存储器模块传送数据的至少一个外部接口。此外，存储器模块可以包括光学层（602,1202）。光学层可以被包括在堆叠中并且具有总线波导以将数据传送到至少一个存储器控制器和从至少一个存储器控制器传送数据。外部接口可以是与光学层接口的光学外部接口。

10. 发明申请

WO2012099590A1 COMPOSITE PROCESSORS 审中-公开
标题翻译：复合处理器
公开(公告)号：WO2012099590A1
公开(公告)日：2012-07-26
申请号：PCT/US2011/021891
申请日：2011-01-20
申请人： HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. , BEAUSOLEIL, Raymond G. , FIORENTINO, Marco , MCLAREN, Moray , ASTFALK, Greg , BINKERT, Nathan Lorenzo , FATTAL, David A.
发明人： BEAUSOLEIL, Raymond G. , FIORENTINO, Marco , MCLAREN, Moray , ASTFALK, Greg , BINKERT, Nathan Lorenzo , FATTAL, David A.
IPC分类号： G06F15/16
CPC分类号： G06F15/80 , G06E3/00 , G06F3/00 , G06F13/4063
摘要： In one example, a composite processor (100) includes a circuit board (1200), a first processor element package (1230), and a second processor element package (1240). The circuit board has an optical link (1211) and an electrical link (1221). The first processor element package (1230) includes a substrate (1231) with an integrated circuit (240), a sub-wavelength grating optical coupler (1232), and an electrical coupler (1233) coupled to the electrical link (1221) of the circuit board (1200). The second processor element package (1240) includes a substrate (1241) with an integrated circuit (240), a sub-wavelength grating optical coupler (1242), and an electrical coupler (1243) coupled to the electrical link (1221) of the circuit board (1220). The sub-wavelength grating optical coupler (1232) of the first processor element package (1230), the optical link (1211) of the circuit board (1220), and the sub-wavelength grating optical coupler (1242) of the second processor element package (1240) collectively define an optical communications path (1270) between the substrate (1231) of the first processor element package (1230) and the substrate (1241) of the second processor element package (1240).
摘要翻译：在一个示例中，复合处理器（100）包括电路板（1200），第一处理器元件封装（1230）和第二处理器元件封装（1240）。电路板具有光学链路（1211）和电连接（1221）。第一处理器元件封装（1230）包括具有集成电路（240）的基板（1231），子波长光栅光耦合器（1232）和耦合到所述电连接器（1221）的电耦合器（1233）电路板（1200）。第二处理器元件封装（1240）包括具有集成电路（240）的基板（1241），子波长光栅光耦合器（1242）和耦合到所述电连接器（1221）的电耦合器（1243）电路板（1220）。第一处理器元件封装（1230）的子波长光栅光耦合器（1232），电路板（1220）的光链路（1211）和第二处理器元件的子波长光栅光耦合器（1242）封装（1240）共同地限定了第一处理器元件封装（1230）的衬底（1231）与第二处理器元件封装（1240）的衬底（1241）之间的光通信路径（1270）。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式