专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06047369A Flag renaming and flag masks within register alias table 失效
标题翻译：标志在注册表别名中重命名和标记掩码
公开(公告)号：US06047369A
公开(公告)日：2000-04-04
申请号：US204521
申请日：1994-02-28
申请人： Robert P. Colwell , Andrew F. Glew , Atiq A. Bajwa , Glenn J. Hinton , Michael A. Fetterman
发明人： Robert P. Colwell , Andrew F. Glew , Atiq A. Bajwa , Glenn J. Hinton , Michael A. Fetterman
IPC分类号： G06F9/32 , G06F9/38 , G06F9/30
CPC分类号： G06F9/30032 , G06F9/30094 , G06F9/3013 , G06F9/30134 , G06F9/3838 , G06F9/384 , G06F9/3855 , G06F9/3857 , G06F9/3885
摘要： A mechanism and method for renaming flags within a register alias table ("RAT") to increase processor parallelism and also providing and using flag masks associated with individual instructions. In order to reduce the amount of data dependencies between instructions that are concurrently processed, the flags used by these instructions are renamed. In general, a RAT unit provides register renaming to provide a larger physical register set than would ordinarily be available within a given macroarchitecture's logical register set (such as the Intel architecture or PowerPC or Alpha designs, for instance) to eliminate false data dependencies between instructions that reduce overall superscalar processing performance for the microprocessor. The renamed flag registers contain several flag bits and various flag bits may be updated or read by different instructions. Also, static and dynamic flag masks are associated with particular instructions and indicate which flags are capable of being updated by a particular instruction and also indicate which flags are actually updated by the instruction. Static flag masks are used in flag renaming and dynamic flag masks are used at retirement. The invention also discovers cases in which a flag register is required that is a superset of the previously renamed flag register portion.
摘要翻译：一种用于重命名寄存器别名表（“RAT”）中的标志以增加处理器并行性并且还提供和使用与各个指令相关联的标志掩码的机制和方法。为了减少并发处理的指令之间的数据依赖性，这些指令使用的标志被重命名。通常，RAT单元提供寄存器重命名以提供比通常在给定宏架构的逻辑寄存器集（例如Intel架构或PowerPC或Alpha设计）内通常可用的更大的物理寄存器集，以消除指令之间的虚假数据依赖性这降低了微处理器的整体超标量处理性能。重命名的标志寄存器包含几个标志位，各种标志位可能被不同的指令更新或读取。此外，静态和动态标志掩码与特定指令相关联，并且指示哪些标志能够被特定指令更新，并且还指示哪些标志实际上被指令更新。在标志重命名中使用静态标志掩码，退休时使用动态标志掩码。本发明还发现需要作为先前重命名的标志寄存器部分的超集的标志寄存器的情况。

IPRDB

热门服务

关于我们

友情链接

联系方式