会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Self-aligned silicidation for replacement gate process
    • 用于替代浇口工艺的自对准硅化物
    • US08361870B2
    • 2013-01-29
    • US12843350
    • 2010-07-26
    • Indradeep SenThorsten KammlerAndreas KnorrAkif Sultan
    • Indradeep SenThorsten KammlerAndreas KnorrAkif Sultan
    • H01L21/336
    • H01L29/78H01L21/28097H01L21/823814H01L21/823864H01L29/4975H01L29/513H01L29/66515H01L29/66545H01L29/66606
    • A semiconductor device is formed with low resistivity self aligned silicide contacts with high-K/metal gates. Embodiments include postponing silicidation of a metal layer on source/drain regions in a silicon substrate until deposition of a high-K dielectric, thereby preserving the physical and morphological properties of the silicide film and improving device performance. An embodiment includes forming a replaceable gate electrode on a silicon-containing substrate, forming source/drain regions, forming a metal layer on the source/drain regions, forming an ILD over the metal layer on the substrate, removing the replaceable gate electrode, thereby forming a cavity, depositing a high-K dielectric layer in the cavity at a temperature sufficient to initiate a silicidation reaction between the metal layer and underlying silicon, and forming a metal gate electrode on the high-K dielectric layer.
    • 半导体器件形成为具有高K /金属栅极的低电阻率自对准硅化物接触。 实施例包括在硅衬底的源极/漏极区域上延迟金属层的硅化物,直到沉积高K电介质,从而保持硅化物膜的物理和形态特性并提高器件性能。 一个实施例包括在含硅衬底上形成可替换的栅电极,形成源极/漏极区域,在源极/漏极区域上形成金属层,在衬底上的金属层上形成ILD,去除可更换的栅电极,由此 形成空腔,在足以在金属层和下层硅之间引发硅化反应的温度下在腔中沉积高K电介质层,以及在高K电介质层上形成金属栅电极。
    • 10. 发明申请
    • SEMICONDUCTOR STRUCTURES AND METHODS FOR STABILIZING SILICON-COMPRISING STRUCTURES ON A SILICON OXIDE LAYER OF A SEMICONDUCTOR SUBSTRATE
    • 用于稳定半导体衬底的氧化硅层上的含硅结构的半导体结构和方法
    • US20100308440A1
    • 2010-12-09
    • US12480286
    • 2009-06-08
    • Frank S. JOHNSONAndreas KNORR
    • Frank S. JOHNSONAndreas KNORR
    • H01L21/302H01L29/06
    • H01L29/66795
    • Methods are provided for substantially preventing and filling overetched regions in a silicon oxide layer of a semiconductor substrate. The overetched regions may be formed as a result of overetching of the silicon oxide layer during etching of an overlying silicon-comprising material layer to form a silicon-comprising structure. An etch resistant spacer may be formed after the initial or subsequent overetches. The etch resistant spacer may be formed by depositing an etch resistant material into the overetched region and etching the deposited etch resistant material to leave residual etch resistant material forming the etch resistant spacer. The etch resistant spacer may also be formed by exposing the silicon oxide layer in the overetched region to a nitrogen-supplying material to form a silicon oxynitride etch resistant spacer.
    • 提供了用于基本上防止和填充半导体衬底的氧化硅层中的过蚀刻区域的方法。 在蚀刻覆盖的含硅材料层以形成含硅结构的过程中,可以形成过蚀刻区域作为氧化硅层的过蚀刻的结果。 可以在初始或随后的过程之后形成耐蚀刻间隔物。 耐蚀刻间隔物可以通过将抗蚀刻材料沉积到过蚀刻区域中并蚀刻沉积的耐蚀刻材料以形成形成耐蚀刻间隔物的残留耐蚀刻材料来形成。 也可以通过将过蚀区域中的氧化硅层暴露于氮供给材料以形成氮氧化硅耐腐蚀间隔物来形成耐蚀刻间隔物。