专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08689198B2 Compiling system and method for optimizing binary code 失效
标题翻译：用于优化二进制代码的编译系统和方法
公开(公告)号：US08689198B2
公开(公告)日：2014-04-01
申请号：US13206781
申请日：2011-08-10
申请人： Motohiro Kawahito , Ali I. Sheikh , Vijay Sundaresan
发明人： Motohiro Kawahito , Ali I. Sheikh , Vijay Sundaresan
IPC分类号： G06F9/45
CPC分类号： G06F8/443
摘要： A compiling system and method for optimizing binary code. The method includes the step of replacing a memory access on a stack area in order to save a value of a register with local variable access. The method further includes: giving a call number to a call instruction and an inlined code in response to an inline expansion of a code to be called by the call instruction; creating a parent-child relationship information for at least one of the call number; processing the memory accesses with an escaped stack pointer as a base address if a stack pointer has escaped; prohibiting a replacement of a prohibited memory access if the stack pointer has escaped; and replacing unprohibited memory access with the local variable access if the stack pointer has escaped.
摘要翻译：一种用于优化二进制代码的编译系统和方法。该方法包括在堆栈区域中替换存储器访问以便保存具有局部变量访问的寄存器的值的步骤。该方法还包括：响应于由呼叫指令调用的代码的内联扩展，向呼叫指令和内联代码发出呼叫号码; 为所述呼叫号码中的至少一个创建父 - 子关系信息; 如果堆栈指针已经转义，则使用转义的堆栈指针作为基地址处理存储器访问; 如果堆栈指针已经转义，则禁止替换禁止的内存访问; 并且如果堆栈指针已经转义，则使用局部变量访问替换非禁止的内存访问。

2. 发明申请

US20120042306A1 COMPILING SYSTEM AND METHOD FOR OPTIMIZING BINARY CODE 失效
标题翻译：用于优化二进制码的编译系统和方法
公开(公告)号：US20120042306A1
公开(公告)日：2012-02-16
申请号：US13206781
申请日：2011-08-10
申请人： Motohiro Kawahito , Ali I. Sheikh , Vijay Sundaresan
发明人： Motohiro Kawahito , Ali I. Sheikh , Vijay Sundaresan
IPC分类号： G06F9/45
CPC分类号： G06F8/443
摘要： A compiling system and method for optimizing binary code. The method includes the step of replacing a memory access on a stack area in order to save a value of a register with local variable access. The method further includes: giving a call number to a call instruction and an inlined code in response to an inline expansion of a code to be called by the call instruction; creating a parent-child relationship information for at least one of the call number; processing the memory accesses with an escaped stack pointer as a base address if a stack pointer has escaped; prohibiting a replacement of a prohibited memory access if the stack pointer has escaped; and replacing unprohibited memory access with the local variable access if the stack pointer has escaped.
摘要翻译：一种用于优化二进制代码的编译系统和方法。该方法包括在堆栈区域中替换存储器访问以便保存具有局部变量访问的寄存器的值的步骤。该方法还包括：响应于由呼叫指令调用的代码的内联扩展，向呼叫指令和内联代码发出呼叫号码; 为所述呼叫号码中的至少一个创建父 - 子关系信息; 如果堆栈指针已经转义，则使用转义的堆栈指针作为基地址处理存储器访问; 如果堆栈指针已经转义，则禁止替换禁止的内存访问; 并且如果堆栈指针已经转义，则使用局部变量访问替换非禁止的内存访问。

3. 发明申请

US20110071815A1 Host Cell Spatially Aware Emulation of a Guest Wild Branch 有权
标题翻译：宿主细胞空间感知模拟的访客野生分支
公开(公告)号：US20110071815A1
公开(公告)日：2011-03-24
申请号：US12562520
申请日：2009-09-18
申请人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
发明人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
IPC分类号： G06F9/455
CPC分类号： G06F12/1027 , G06F9/45554
摘要： A instructions of a Guest program to be emulated by a Host computer occupy one or more Guest cells of Guest memory, each Guest cell having a corresponding Host cell in Host memory. The emulator selects a Host cell for emulating a Guest instruction. When the Host cell corresponds to a Guest cell other than a cell aligned with the beginning of the Guest instruction, a wild branch handling routine is executed.
摘要翻译：由主机计算的客户程序的指令占用Guest存储器的一个或多个Guest单元，每个Guest单元在主机存储器中具有相应的主机单元。仿真器选择一个宿主单元来模拟Guest指令。当Host单元对应于与Guest指令开始对齐的单元格以外的Guest单元时，执行野分支处理程序。

4. 发明授权

US08949106B2 Just in time compiler in spatially aware emulation of a guest computer instruction set 有权
标题翻译：在时间上编译器在空中感知仿真客串计算机指令集
公开(公告)号：US08949106B2
公开(公告)日：2015-02-03
申请号：US12562564
申请日：2009-09-18
申请人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
发明人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
IPC分类号： G06F9/455 , G06F9/44 , G06F9/45 , G06F9/32 , G06F12/10
CPC分类号： G06F9/328 , G06F9/45516 , G06F9/45554 , G06F12/1027
摘要： A selected group of Guest machine instructions in an emulation environment are translated to a semantic routine of Host machine instructions, wherein Guest cells corresponding to an opcode portion of a Guest instruction are mapped to corresponding Host cells, wherein the semantic routine of Host machine instructions are patched into a Host cell corresponding to the first Guest cell of the group of Guest machine instructions, wherein other Host cells of the corresponding Host cells are patched with semantic routines for emulating single instructions associated with the corresponding Guest cell.
摘要翻译：在仿真环境中选择的一组Guest机器指令被转换为主机指令的语义例程，其中对应于Guest指令的操作码部分的Guest单元被映射到相应的主机单元，其中主机指令的语义例程修补到与Guest机器指令组中的第一个Guest单元相对应的主机单元中，其中相应主机单元的其他主机单元用语义例程进行修补，以模拟与相应的客户单元相关联的单个指令。

5. 发明授权

US08301434B2 Host cell spatially aware emulation of a guest wild branch 有权
标题翻译：宿主细胞空间感知仿真客人野生分支
公开(公告)号：US08301434B2
公开(公告)日：2012-10-30
申请号：US12562520
申请日：2009-09-18
申请人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
发明人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
IPC分类号： G06F9/455
CPC分类号： G06F12/1027 , G06F9/45554
摘要： A instructions of a Guest program to be emulated by a Host computer occupy one or more Guest cells of Guest memory, each Guest cell having a corresponding Host cell in Host memory. The emulator selects a Host cell for emulating a Guest instruction. When the Host cell corresponds to a Guest cell other than a cell aligned with the beginning of the Guest instruction, a wild branch handling routine is executed.
摘要翻译：由主机计算的客户程序的指令占用Guest存储器的一个或多个Guest单元，每个Guest单元在主机存储器中具有相应的主机单元。仿真器选择一个宿主单元来模拟Guest指令。当Host单元对应于与Guest指令开始对齐的单元格以外的Guest单元时，执行野分支处理程序。

6. 发明申请

US20110071814A1 Self Initialized Host Cell Spatially Aware Emulation of a Computer Instruction Set 有权
标题翻译：计算机指令集的自初始化主机单元空间感知仿真
公开(公告)号：US20110071814A1
公开(公告)日：2011-03-24
申请号：US12562464
申请日：2009-09-18
申请人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
发明人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
IPC分类号： G06F9/455
CPC分类号： G06F9/45508 , G06F9/455 , G06F9/45504 , G06F9/45554 , G06F12/1027 , G06F13/105 , G06F17/5027
摘要： A plurality of Guest cells of Guest instructions are provided with corresponding Host cells for emulating Guest instructions, each Guest instruction having a Guest cell corresponding to a Host cell. Each of the Host cells are initialized with an initialization routine for discovering a corresponding semantic routine for emulating the Guest instruction. When an instruction is to be emulated for the first time, the initialization routine patches itself with the discovered semantic routine such that subsequent emulation of the Guest instruction can be directly performed
摘要翻译：多个Guest客户小区的Guest指令被提供有用于模拟Guest指令的相应主机单元，每个Guest指令具有与Host单元对应的Guest单元。每个主机单元都用初始化程序进行初始化，用于发现用于模拟Guest指令的相应语义程序。当第一次仿真指令时，初始化程序用已发现的语义例程进行修补，以便可以直接执行Guest指令的后续仿真

7. 发明申请

US20110071813A1 Page Mapped Spatially Aware Emulation of a Computer Instruction Set 有权
标题翻译：网页映射计算机指令集的空间感知仿真
公开(公告)号：US20110071813A1
公开(公告)日：2011-03-24
申请号：US12562407
申请日：2009-09-18
申请人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
发明人： Theodore J. Bohizic , Reid T. Copeland , Marcel Mitran , Ali I. Sheikh
IPC分类号： G06F9/455
CPC分类号： G06F12/1027 , G06F9/45554
摘要： Dynamic creation of a spatially aware emulation environment comprising Host cells of Host pages corresponding to Guest cells of Guest pages of Guest instructions. Each Host cell comprises a semantic routine for emulating a corresponding Guest instruction located at the corresponding Guest cell of the guest page.
摘要翻译：动态创建空间感知仿真环境，包括对应于Guest指令的Guest页面的Guest单元的Host页面的Host单元。每个主机单元包括用于模拟位于访客页面的相应访客单元处的相应访客指令的语义程序。

8. 发明授权

US07617493B2 Defining memory indifferent trace handles 有权
标题翻译：定义内存无动于衷的追踪手柄
公开(公告)号：US07617493B2
公开(公告)日：2009-11-10
申请号：US11625898
申请日：2007-01-23
申请人： Marcel Mitran , Ali I. Sheikh
发明人： Marcel Mitran , Ali I. Sheikh
IPC分类号： G06F9/45 , G06F9/455
CPC分类号： G06F11/3466
摘要： A handle for a trace is provided that is memory indifferent. The handle is created using contents of the trace rather than memory location of the trace. This enables the trace to be easily identified in subsequent runs of an application associated with the trace.
摘要翻译：提供了一个跟踪的句柄，这是内存无动于衷。使用跟踪的内容创建句柄，而不是跟踪的内存位置。这使得能够在与跟踪相关联的应用的后续运行中容易地识别跟踪。

9. 发明申请

US20080184019A1 METHOD FOR EMBEDDING SHORT RARE CODE SEQUENCES IN HOT CODE WITHOUT BRANCH-AROUNDS 审中-公开
标题翻译：在没有分支机构的情况下嵌入短暂的代码序列的方法
公开(公告)号：US20080184019A1
公开(公告)日：2008-07-31
申请号：US11668755
申请日：2007-01-30
申请人： Ali I. Sheikh , Kevin A. Stoodley
发明人： Ali I. Sheikh , Kevin A. Stoodley
IPC分类号： G06F9/30
CPC分类号： G06F9/30181 , G06F9/30145 , G06F9/30167 , G06F9/3861
摘要： The problem of handling exceptionally executed code portions is improved through the practice of embedding handling instructions within other instructions, such as within their “immediate” fields. Such instructions are chosen to have short execution times. Most of the time these instructions are executed quickly without having to include jumps around them. Only rarely are the other portions of these specialized computer instruction needed or used.
摘要翻译：通过在其“直接”字段内的其他指令中嵌入处理指令的做法，改进了处理异常执行的代码部分的问题。选择这样的指令具有较短的执行时间。大多数情况下，这些指令都能快速执行，而不必在其周围包括跳转。这些专门的计算机指令的其他部分很少需要或使用。

10. 发明申请

US20080091923A1 REGISTER-BASED INSTRUCTION OPTIMIZATION FOR FACILITATING EFFICIENT EMULATION OF AN INSTRUCTION STREAM 有权
标题翻译：基于注册的指令优化，有助于指导流程的有效模拟
公开(公告)号：US20080091923A1
公开(公告)日：2008-04-17
申请号：US11549718
申请日：2006-10-16
申请人： Mike S. FULTON , Ali I. SHEIKH
发明人： Mike S. FULTON , Ali I. SHEIKH
IPC分类号： G06F9/30
CPC分类号： G06F9/3017 , G06F9/30167 , G06F9/45504
摘要： A register-based instruction optimization is provided for facilitating efficient emulation of a target instruction stream. The optimization includes for at least one instruction in a frequently executed sequence of target instructions: confirming that at least one register is marked as a read-only register for the sequence; confirming that each register of the at least one register has been detected to have a constant value for the at least one instruction in multiple prior iterations of the executed sequence; and response thereto, optimizing the at least one instruction by replacing the at least one instruction with at least one immediate form instruction having at least one constant value encoded directly therein from the at least one register. The optimization results in an optimized sequence of target instructions, which when translated into a sequence of host instructions, is more efficiently executed by a host computing environment.
摘要翻译：提供基于寄存器的指令优化以便于有效地仿真目标指令流。优化包括频繁执行的目标指令序列中的至少一个指令：确认至少一个寄存器被标记为该序列的只读寄存器; 确认所述至少一个寄存器的每个寄存器已被检测为在所执行的序列的多个先前迭代中对所述至少一个指令具有恒定值; 以及对其的响应，通过用至少一个立即格式指令替换至少一个指令来优化所述至少一个指令，所述至少一个立即格式指令具有至少一个从所述至少一个寄存器直接编码的常数值。优化导致目标指令的优化序列，当被转换成主机指令序列时，其被主机计算环境更有效地执行。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式