会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Semiconductor device and design method thereof
    • 半导体器件及其设计方法
    • US07002253B2
    • 2006-02-21
    • US10832245
    • 2004-04-27
    • Akihito KatsuraHiroo Yamamoto
    • Akihito KatsuraHiroo Yamamoto
    • H01L23/52
    • H01L23/5225H01L2924/0002H01L2924/00
    • It is an object of the present invention to achieve a semiconductor device capable of preventing circuit malfunctions caused by noise without decreasing an integration degree of the circuit by making a space between signal interconnections wider and inserting a shield or a shield layer between the signal interconnections. The semiconductor device has a multilayer interconnection structure wherein three or more interconnection layers are stacked on a silicon semiconductor substrate, and comprises: a first signal line which is formed with a (N−1)-th interconnection layer and comprises a latch circuit; a second signal line which is formed with a (N+1)-th interconnection layer and is arranged so as to cross the first signal line or partially overlap thereover; and a power supply interconnection serving as a shield interconnection which is formed with an N-th interconnection layer in a portion directly beneath the first signal line and the second signal line.
    • 本发明的目的是实现一种半导体器件,其能够通过使信号互连之间的间隔较宽并在信号互连之间插入屏蔽层或屏蔽层,从而防止由噪声引起的电路故障而不降低电路的积分度。 半导体器件具有多层互连结构,其中三个或更多个互连层堆叠在硅半导体衬底上,并且包括:形成有第(N-1)布线层并包括锁存电路的第一信号线; 第二信号线,其形成有第(N + 1)个互连层,并且被布置成与第一信号线交叉或部分地与其重叠; 以及用作屏蔽互连的电源互连,其在第一信号线和第二信号线正下方的部分中形成有第N互连层。
    • 4. 发明申请
    • PROGRAMMABLE LOGIC ARRAY AND PROGRAMMABLE LOGIC ARRAY MODULE GENERATOR
    • 可编程逻辑阵列和可编程逻辑阵列模块发电机
    • US20100156462A1
    • 2010-06-24
    • US11997644
    • 2006-08-01
    • Akihito Katsura
    • Akihito Katsura
    • H03K19/177
    • H03K19/17744H03K19/1778H03K19/17784
    • A PLA contains an input plane (10) including a plurality of data lines (103) and a plurality of product term lines (104) having voltage levels changed in accordance with signal input to the plurality of data lines; and an output plane (20) including a plurality of product term lines (204) having voltage levels changed in accordance with the change of the voltage levels of the plurality of product term lines of the input plane and a plurality of data lines (203) for outputting signals in accordance with the voltage levels of the plurality of product term lines. In this PLA, at least one of the data lines of at least one of the input plane and the output plane has data terminals (101) at both ends thereof.
    • PLA包括输入平面(10),包括多个数据线(103)和具有根据输入到多条数据线的信号而变化的电压电平的多个乘积项线(104) 以及输出平面(20),包括多个产品项线(204),其具有根据输入平面的多个乘积项线和多个数据线(203)的电压电平的变化而变化的电压电平, 用于根据多个产品项线的电压电平输出信号。 在该PLA中,输入面和输出面中的至少一方的至少一条数据线在其两端具有数据端子(101)。