专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2021173128A1 SYSTEMS AND METHODS FOR AUTOMATIC THRESHOLD SENSING FOR UVLO CIRCUITS IN A MULTI-BATTERY ENVIRONMENT 审中-公开
公开(公告)号：WO2021173128A1
公开(公告)日：2021-09-02
申请号：PCT/US2020/019852
申请日：2020-02-26
申请人： CALAMP CORP.
发明人： FLOR, Justin , COOK, Russell
IPC分类号： H02H9/04 , H02H3/24 , H02H3/02 , H02H3/20
摘要： Embodiments of the invention include an under-voltage lockout (UVLO) circuit with automatic UVLO threshold configuration. In an embodiment, the UVLO circuit includes an over-voltage protection circuit that receives power from a power source, a peak detector that detects a peak voltage output for the external power source, a voltage threshold generator that sets a UVLO threshold based on the peak voltage output, and a comparator that compares an instantaneous voltage with the UVLO threshold and configures an operating mode of a device based on the comparison.

2. 发明申请

WO2021173120A1 SYSTEMS AND METHODS FOR DETECTION OF VEHICLE BUS PROTOCOL USING SIGNAL ANALYSIS 审中-公开
公开(公告)号：WO2021173120A1
公开(公告)日：2021-09-02
申请号：PCT/US2020/019672
申请日：2020-02-25
申请人： CALAMP CORP.
发明人： BIJJALA, Homika , HALL, Stephen
IPC分类号： G06F13/14 , H04W4/44
摘要： Embodiments of the invention include a vehicle telematics device that performs vehicle CAN bus discovery using bit timing analysis. In an embodiment, the vehicle telematics device enters a vehicle CAN bus protocol discovery mode, samples a vehicle CAN bus signal, performs bit timing analysis of the CAN bus signal, calculates a BAUD rate of the vehicle CAN bus based on the bit timing analysis, determines a data packet format of data packets on the vehicle CAN bus, and identifies a vehicle CAN bus protocol from a plurality of vehicle CAN bus protocols based on the calculated BAUD rate and data packet format.

3. 发明申请

WO2021150209A1 SYSTEMS AND METHODS FOR SWITCHING BETWEEN COMMUNICATION AND NAVIGATION MODES IN A TELEMATICS DEVICE 审中-公开
公开(公告)号：WO2021150209A1
公开(公告)日：2021-07-29
申请号：PCT/US2020/014385
申请日：2020-01-21
申请人： CALAMP CORP.
发明人： HERGESHEIMER, Peter , BURRINGTON, Steve
IPC分类号： G01C21/00
摘要： Embodiments of the invention include a vehicle telematics system including telematics a telematics device, where the telematics device includes a modem that communicates using several communication modes, and the processor of the telematics device is directed to operate in the communication mode, transmit a notification to the cellular data server regarding a switch to a different communication mode, switch to the navigation mode and obtain location data for a first time, switch back to the communication mode, extrapolate a new location for a second time while in the communication mode based on an analysis of the location data received during the navigation mode.

4. 发明申请

WO2020185912A1 ORTHOPAEDIC SYSTEM WITH INSERT HAVING A POST FOR MEDIAL PIVOTING OF A FEMORAL COMPONENT 审中-公开
公开(公告)号：WO2020185912A1
公开(公告)日：2020-09-17
申请号：PCT/US2020/022123
申请日：2020-03-11
申请人： DEPUY SYNTHES PRODUCTS, INC.
发明人： WHITE, Stephen E. , MALONEY, William J.
IPC分类号： A61F2/38
摘要： An orthopaedic system includes a tibial insert and a femoral component configured to articulate on the tibial insert. The tibial insert includes a pair of articular surfaces spaced apart by a post. The femoral component includes a pair of femoral condyles spaced apart by a notch in which a cam is located. During flexion, the cam of the femoral component is configured to contact the post of the tibial insert. The dwell point of the medial articular surface of the tibial insert is located, relative to the contact point between the post and tibial insert, to improve stability of the femoral component.

5. 发明申请

WO2019045930A1 TECHNOLOGIES FOR IN-PROCESSOR WORKLOAD PHASE DETECTION 审中-公开
公开(公告)号：WO2019045930A1
公开(公告)日：2019-03-07
申请号：PCT/US2018/044366
申请日：2018-07-30
申请人： INTEL CORPORATION
发明人： NARAYAN, Ananth S. , DALVI, Sagar V. , GANGULI, Mrittika , GHETIE, Sergiu D.
IPC分类号： G06F9/50 , G06F13/16 , G06F15/167 , G06F15/173
摘要： Technologies for providing in-processor workload phase detection include a sled having a compute engine, which itself includes a performance monitor unit. The compute engine obtains telemetry data from the performance monitor unit. The performance monitor unit produces telemetry data indicative of performance metrics of the sled during execution of one or more workloads. The telemetry data is indicative of a resource utilization and workload performance by the sled as the workloads are executed. The compute engine determines, from a lookup table indicative of resource utilization phases, a resource utilization phase based on the obtained telemetry data. A workload fingerprint is updated based on the determined resource utilization phase, and the workload fingerprint is output. Other embodiments are also described and claimed.

6. 发明申请

WO2018111509A1 NETWORK SEMANTICS INTEGRATED INTO CENTRAL PROCESSING UNIT (CPU) CHIPSET 审中-公开
公开(公告)号：WO2018111509A1
公开(公告)日：2018-06-21
申请号：PCT/US2017/062697
申请日：2017-11-21
申请人： INTEL CORPORATION
发明人： ELZUR, Uri
IPC分类号： G06F15/16
CPC分类号： G06F9/45558 , G06F2009/45595
摘要： Disclosed are mechanisms to support integrating network semantics into communications between processor cores operating on the same server hardware. A network communications unit is implemented in a coherent domain with the processor cores. The network communications unit may be implemented on the CPU package, in one or more of the processor cores, and/or coupled via the coherent fabric. The processor cores and/or associated virtual entities communicate by transmitting packet headers via the network communications unit. When communicating locally compressed headers may be employed. The headers may omit specified fields and employ simplified addressing schemes for increased communication speed. When communicating locally, data can be moved between memory locations and/or pointers can be communicated to reduce bandwidth needed to transfer data. The network communications unit may maintain/access a local policy table containing rules governing communications between entities and enforce such rules accordingly.

7. 发明申请

WO2018111508A1 USING NETWORK INTERFACE CONTROLLER (NIC) QUEUE DEPTH FOR POWER STATE MANAGEMENT 审中-公开
公开(公告)号：WO2018111508A1
公开(公告)日：2018-06-21
申请号：PCT/US2017/062694
申请日：2017-11-21
申请人： INTEL CORPORATION
发明人： CONNOR, Patrick , SKERRY, Jr., Brian J. , MIN, Alexander W. , WEINY, Ira , TAI, Tsung-Yuan C.
IPC分类号： G06F1/32
CPC分类号： G06F1/3243 , G06F1/3209 , H04L49/40 , H04L49/70 , Y02D10/152
摘要： A computer-implemented method can include receiving a queue depth for a receive queue of a network interface controller (NIC), determining whether a power state of a central processing unit (CPU) core mapped to the receive queue should be adjusted based on the queue depth, and adjusting the power state of the CPU core responsive to a determination that the power state of the CPU core should be adjusted.

8. 发明申请

WO2018102443A1 TECHNOLGIES FOR MILLIMETER WAVE RACK INTERCONNECTS 审中-公开
公开(公告)号：WO2018102443A1
公开(公告)日：2018-06-07
申请号：PCT/US2017/063759
申请日：2017-11-29
申请人： INTEL CORPORATION
发明人： ADILETTA, Matthew J. , WILDE, Myles , GORIUS, Aaron , CROCKER, Michael T. , DORMITZER, Paul H. , SCHMISSEUR, Mark A.
IPC分类号： H04Q1/04 , H04Q1/02 , H04Q11/00
摘要： Racks and rack pods to support a plurality of sleds are disclosed herein. Switches for use in the rack pods are also disclosed herein. A rack comprises a plurality of sleds and a plurality of electromagnetic waveguides. The plurality of sleds are vertically spaced from one another. The plurality of electromagnetic waveguides communicate data signals between the plurality of sleds.

9. 发明申请

WO2018063571A1 TECHNOLOGIES FOR OBJECT-ORIENTED MEMORY MANAGEMENT WITH EXTENDED SEGMENTATION 审中-公开
标题翻译：具有扩展分割的面向对象存储器管理技术
公开(公告)号：WO2018063571A1
公开(公告)日：2018-04-05
申请号：PCT/US2017/047541
申请日：2017-08-18
申请人： INTEL CORPORATION
发明人： LEMAY, Michael , HUNTLEY, Barry E. , SAHITA, Ravi L.
IPC分类号： G06F13/16 , G06F12/02
CPC分类号： G06F21/53 , G06F9/5016 , G06F12/00 , G06F21/121 , G06F21/74 , G06F2221/033 , G06F2221/0713 , G06F2221/2113
摘要： Technologies for memory management with memory protection extension include a computing device having a processor with one or more protection extensions. The processor may load a logical address including a segment base, effective limit, and effective address and generate a linear address as a function of the logical address with the effective limit as a mask. The processor may switch to a new task described by a task state segment extension. The task state extension may specify a low-latency segmentation mode. The processor may prohibit access to a descriptor in a local descriptor table with a descriptor privilege level lower than the current privilege level of the processor. The computing device may load a secure enclave using secure enclave support of the processor. The secure enclave may load an unsandbox and a sandboxed application in a user privilege level of the processor. Other embodiments are described and claimed.
摘要翻译：具有存储器保护扩展的存储器管理技术包括具有带有一个或多个保护扩展的处理器的计算设备。处理器可以加载包括段基址，有效限制和有效地址的逻辑地址，并根据具有有效限制的逻辑地址作为掩码来生成线性地址。处理器可以切换到由任务状态段扩展描述的新任务。任务状态扩展可以指定低延迟分段模式。处理器可以禁止访问描述符特权级别低于处理器的当前特权级别的本地描述符表格中的描述符。计算设备可以使用处理器的安全区域支持来加载安全区域。安全区域可能会在处理器的用户权限级别加载非安全框和沙盒应用程序。描述并要求保护其他实施例。

10. 发明申请

WO2018063561A1 TECHNOLOGIES FOR PROVIDING NETWORK INTERFACE SUPPORT FOR REMOTE MEMORY AND STORAGE FAILOVER PROTECTION 审中-公开
标题翻译：用于为远程存储器和存储失效保护提供网络接口支持的技术
公开(公告)号：WO2018063561A1
公开(公告)日：2018-04-05
申请号：PCT/US2017/047328
申请日：2017-08-17
申请人： INTEL CORPORATION
发明人： GUIM BERNAT, Francesc , KUMAR, Karthik , WILLHALM, Thomas , LU, Patrick , RIVAS BARRAGAN, Daniel
IPC分类号： H04L12/939 , H04L12/861
摘要： Technologies for providing network interface support for remote memory and storage failover protection include a compute node. The compute node includes a memory to store one or more protected resources and a network interface. The network interface is to receive, from a requestor node in communication with the compute node, a request to access one of the protected resources. The request identifies the protected resource by a memory address. Additionally, the network interface is to determine an identity of the requestor node and determine, as a function of the identity and permissions data associated with the memory address, whether the requestor node has permission to access the protected resource. Other embodiments are described and claimed.
摘要翻译：用于为远程内存和存储故障转移保护提供网络接口支持的技术包括计算节点。计算节点包括用于存储一个或多个受保护资源和网络接口的内存。网络接口将从与计算节点通信的请求者节点接收访问受保护资源之一的请求。该请求通过内存地址标识受保护的资源。此外，网络接口将确定请求者节点的身份，并根据与存储器地址相关联的身份和许可数据确定请求者节点是否具有访问受保护资源的许可。描述并要求保护其他实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式