会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 84. 发明申请
    • MRAM cell with flat topography and controlled bit line to free layer distance and method of manufacture
    • 具有平坦地形和受控位线的自由层距离和制造方法的MRAM单元
    • US20050248980A1
    • 2005-11-10
    • US11179252
    • 2005-07-12
    • Cherng-Chyi HanLiubo Hong
    • Cherng-Chyi HanLiubo Hong
    • H01F10/32G11C11/14H01L21/8246H01L27/105H01L27/22H01L29/82H01L31/062H01L43/08H01L43/12
    • H01L27/222H01L43/12
    • A method for forming MRAM cell structures wherein the topography of the cell is substantially flat and the distance between a bit line and a magnetic free layer, a word line and a magnetic free layer or a word line and a bit line and a magnetic free layer is precise and well controlled. The method includes the formation of an MTJ film stack over which is formed both a capping and sacrificial layer. The stack is patterned by conventional means, then is covered by a layer of insulation which is thinned by CMP to expose a remaining portion of the sacrificial layer. The remaining portion of the sacrificial layer can be precisely removed by an etching process, leaving only the well dimensioned capping layer to separate the bit line from the magnetic free layer and the capping layer. The bit line and an intervening layer of insulation separate the free layer from a word line in an equally precise and controlled manner.
    • 一种用于形成MRAM单元结构的方法,其中单元的形貌基本上是平坦的,并且位线和无磁性层,字线和无磁性层或字线以及位线和无磁层之间的距离 是精确和良好的控制。 该方法包括形成MTJ膜堆叠,在其上形成封盖层和牺牲层。 堆叠通过常规方式图案化,然后被由CMP稀疏以暴露牺牲层的剩余部分的绝缘层覆盖。 可以通过蚀刻工艺精确地去除牺牲层的剩余部分,仅留下孔尺寸的覆盖层以将位线与无磁性层和封盖层分离。 位线和绝缘层的绝缘层以同样精确和受控的方式将自由层与字线分开。
    • 86. 发明授权
    • Magnetic write head and method for making same
    • 磁写头及其制作方法
    • US06178070B1
    • 2001-01-23
    • US09248572
    • 1999-02-11
    • Liubo HongZhupei Shi
    • Liubo HongZhupei Shi
    • G11B5147
    • G11B5/3967G11B5/313
    • A magnetoresistive device for recording data includes a first pole connected to a second pole that is above the first pole. Above the first pole is a first conductive coil imbedded in a first insulation material, with at least a portion of the first conductive layer disposed below all of the second pole. The first and second poles have a first and second pole tip portion, respectively, between which is defined a write gap. A first pole pedestal, connected to the first pole at the first pole tip portion, and a second pole pedestal, connected to the second pole at the second pole tip portion, can be located between the first and second poles. Also, additional conductive coils can be included above the first conductive coil.
    • 用于记录数据的磁阻装置包括连接到第一极上方的第二极的第一极。 第一极上方是嵌入第一绝缘材料中的第一导电线圈,第一导电层的至少一部分设置在所有第二极下方。 第一和第二极分别具有第一和第二极尖部分,其间限定有写入间隙。 与第一极尖部分的第一极连接的第一极基座和与第二极尖部分处的第二极连接的第二极基座可以位于第一和第二极之间。 此外,可以在第一导电线圈上方包括额外的导电线圈。
    • 88. 发明授权
    • Wafer bias ring in a sustained self-sputtering reactor
    • 持续自溅射反应器中的晶圆偏置环
    • US5897752A
    • 1999-04-27
    • US859300
    • 1997-05-20
    • Liubo HongJohn ForsterJianming Fu
    • Liubo HongJohn ForsterJianming Fu
    • H01L21/203C23C14/14C23C14/34H01J37/34H01L21/285
    • H01J37/3438C23C14/14C23C14/3457H01J37/3405
    • A plasma reactor for physical vapor deposition (PVD), also known as sputtering, which is adapted so that the atomic species sputtered from the target can self-sustain the plasma without the need of a working gas such as argon. The method is particularly useful for sputtering copper. According to the invention, a bias ring arranged around the wafer and rising above it is electrically biased to control the plasma potential, and hence to control the energy and directionality of the ions being sputter deposited on the wafer. The bias ring can be either a separate biasing element which can be positioned at a selected height above the wafer or a clamping ring clamping the wafer to the pedestal but having a biasing surface electrically insulated from the wafer and the pedestal.
    • 用于物理气相沉积(PVD)的等离子体反应器,也称为溅射,其适于使得从目标溅射的原子物质能够自动维持等离子体而不需要诸如氩的工作气体。 该方法对于溅射铜是特别有用的。 根据本发明,布置在晶片周围并在其上方升高的偏置环被电偏压以控制等离子体电位,并且因此控制溅射沉积在晶片上的离子的能量和方向性。 偏置环可以是可以位于晶片上方的选定高度处的单独的偏置元件或将晶片夹持到基座但具有与晶片和基座电绝缘的偏置表面的夹紧环。