会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 61. 发明授权
    • Method for fabricating stacked capacitors with increased capacitance in
a DRAM cell
    • 用于在DRAM单元中制造具有增加的电容的叠层电容器的方法
    • US5330928A
    • 1994-07-19
    • US951794
    • 1992-09-28
    • Horng-Huei Tseng
    • Horng-Huei Tseng
    • H01L27/108H01L21/70H01L27/00
    • H01L27/10817
    • A method is described for fabricating a dynamic random access memory having a high capacitance stacked capacitor. Gate structures and associated source/drain structures are formed within the device areas. A first silicon oxide layer is formed over the device and field oxide areas. The stacked capacitors are now formed by first depositing a thick second polysilicon layer over the device and field oxide areas. Openings are formed to the desired source/drain structures by etching through the second oxide, second polysilicon, and first oxide layers. Cavities are formed between the first and second oxide layers by laterally etching the second polysilicon layer. A third polysilicon layer is deposited over the device and field oxide areas. The second and third polysilicon layers and the first and second oxide layers are patterned so as to have their remaining portions over the planned capacitor areas. The layers are etched leaving the third polysilicon layer as the bottom storage node electrode contacting the source/drain structures. The remaining second and third polysilicon layers form the storage node of the capacitor. A capacitor dielectric layer is formed over the bottom electrode polysilicon layer. A contact polysilicon layer is deposited as the top plate electrode and the contact polysilicon layer and the dielectric layer are patterned to complete the stacked capacitor.
    • 描述了一种用于制造具有高电容堆叠电容器的动态随机存取存储器的方法。 栅极结构和相关的源极/漏极结构形成在器件区域内。 在器件和场氧化物区域上形成第一氧化硅层。 现在通过首先在器件和场氧化物区域上沉积厚的第二多晶硅层来形成堆叠的电容器。 通过蚀刻通过第二氧化物,第二多晶硅和第一氧化物层,将所希望的源极/漏极结构形成开口。 通过横向蚀刻第二多晶硅层,在第一和第二氧化物层之间形成空穴。 在器件和场氧化物区域上沉积第三多晶硅层。 图案化第二和第三多晶硅层以及第一和第二氧化物层,使其剩余部分在规划的电容器区域上。 当底部存储节点电极接触源极/漏极结构时,这些层被蚀刻离开第三多晶硅层。 剩余的第二和第三多晶硅层形成电容器的存储节点。 电容器电介质层形成在底部电极多晶硅层上。 沉积接触多晶硅层作为顶板电极,并且对接触多晶硅层和电介质层进行图案化以完成叠层电容器。
    • 62. 发明授权
    • Stacked capacitor dram cell and method of fabricating
    • 堆叠电容器电容器及其制造方法
    • US5126916A
    • 1992-06-30
    • US810832
    • 1991-12-20
    • Horng-Huei Tseng
    • Horng-Huei Tseng
    • H01L27/108
    • H01L27/10817
    • A DRAM having stacked high capacitance capacitors formed by depositing a thick undoped polysilicon layer over field oxide areas thereon, patterning the polysilicon layer so as to have portions over the planned stacked capacitor areas, forming a silicon oxide layer on the exposed surface of the polysilicon, removing the silicon oxide layer from horizontal surfaces of the polysilicon layer by anisotropic etching, removing the polysilicon layer by isotropic etching leaving vertical silicon oxide structures, and forming openings to desired source/drain structures of the DRAM using lithography and etching. A bottom electrode polysilicon layer is deposited over the device and field oxide areas to make contact to the source/drain structures. A capacitor dielectric layer is formed over the bottom electrode polysilicon layer. A contact polysilicon layer is deposited as the top storage node electrode and the contact polysilicon layer and the dielectric layers are patterned.
    • 通过在其上的场氧化物区域上沉积厚的未掺杂的多晶硅层而形成堆叠的高电容电容器的DRAM,对多晶硅层进行构图以便在预定的叠层电容器区域上形成部分,在多晶硅的暴露表面上形成氧化硅层, 通过各向异性蚀刻从多晶硅层的水平表面去除氧化硅层,通过各向同性蚀刻去除多晶硅层,留下垂直的氧化硅结构,以及使用光刻和蚀刻在DRAM的所需源极/漏极结构上形成开口。 底部电极多晶硅层沉积在器件和场氧化物区域上以与源极/漏极结构接触。 电容器电介质层形成在底部电极多晶硅层上。 沉积接触多晶硅层作为顶部存储节点电极,并且接触多晶硅层和电介质层被图案化。