专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

61. 发明授权

US07196374B1 Doped structure for FinFET devices 有权
标题翻译： FinFET器件的掺杂结构
公开(公告)号：US07196374B1
公开(公告)日：2007-03-27
申请号：US10653274
申请日：2003-09-03
申请人： Ming-Ren Lin , Bin Yu
发明人： Ming-Ren Lin , Bin Yu
IPC分类号： H01L29/76
CPC分类号： H01L29/785 , H01L29/42384 , H01L29/4908 , H01L29/66795 , H01L29/78687
摘要： A semiconductor device includes a substrate and an insulating layer on the substrate. The semiconductor device also includes a fin structure formed on the insulating layer, where the fin structure includes first and second side surfaces, a dielectric layer formed on the first and second side surfaces of the fin structure, a first gate electrode formed adjacent the dielectric layer on the first side surface of the fin structure, a second gate electrode formed adjacent the dielectric layer on the second side surface of the fin structure, and a doped structure formed on an upper surface of the fin structure in the channel region of the semiconductor device.
摘要翻译：半导体器件包括衬底和衬底上的绝缘层。半导体器件还包括形成在绝缘层上的翅片结构，其中鳍结构包括第一和第二侧表面，形成在鳍结构的第一和第二侧表面上的电介质层，形成在电介质层附近的第一栅电极在翅片结构的第一侧表面上形成与鳍结构的第二侧表面上的电介质层相邻的第二栅电极，以及在半导体器件的沟道区中形成在鳍结构的上表面上的掺杂结构。

62. 发明授权

US07183152B1 Epitaxially grown fin for FinFET 有权
标题翻译： FinFET的外延生长鳍
公开(公告)号：US07183152B1
公开(公告)日：2007-02-27
申请号：US10975475
申请日：2004-10-29
申请人： Srikanteswara Dakshina-Murthy , Chih-Yuh Yang , Bin Yu
发明人： Srikanteswara Dakshina-Murthy , Chih-Yuh Yang , Bin Yu
IPC分类号： H01L21/336 , H01L21/8234 , H01L21/00 , H01L21/84 , H01L21/3205
CPC分类号： H01L29/785 , H01L21/84 , H01L27/1203 , H01L29/1054 , H01L29/66795 , H01L29/78687
摘要： A method of forming a fin for a fin field effect transistor (FinFET) includes defining a trench in a layer of first material, where a width of an opening of the trench is substantially smaller than a thickness of the layer. The method includes growing a second material in the trench to form the fin and removing the layer of first material.
摘要翻译：形成鳍状场效应晶体管（FinFET）的鳍片的方法包括在第一材料层中限定沟槽，其中沟槽的开口的宽度基本上小于该层的厚度。该方法包括在沟槽中生长第二材料以形成翅片并去除第一材料层。

63. 发明授权

US07112847B1 Smooth fin topology in a FinFET device 有权
标题翻译： FinFET器件中的平滑鳍拓扑
公开(公告)号：US07112847B1
公开(公告)日：2006-09-26
申请号：US10653227
申请日：2003-09-03
申请人： Bin Yu , Haihong Wang
发明人： Bin Yu , Haihong Wang
IPC分类号： H01L27/01
CPC分类号： H01L29/785 , H01L21/823431 , H01L29/42384 , H01L29/4908 , H01L29/66795 , Y10S257/90
摘要： A semiconductor device includes a semiconductor fin formed on an insulator and sidewall spacers formed adjacent the sides of the fin. A gate material layer is formed over the fin and the sidewall spacers and etched to form a gate. The presence of the sidewall spacers causes a topology of the gate material layer to smoothly transition over the fin and the first and second sidewall spacers.
摘要翻译：半导体器件包括形成在绝缘体上的半导体鳍片和邻近翅片侧面形成的侧壁间隔物。栅极材料层形成在鳍片和侧壁间隔物上并被蚀刻以形成栅极。侧壁间隔物的存在导致栅极材料层的拓扑结构平滑地过渡翅片和第一和第二侧壁间隔物。

64. 发明授权

US07041601B1 Method of manufacturing metal gate MOSFET with strained channel 有权
标题翻译：制造具有应变通道的金属栅极MOSFET的方法
公开(公告)号：US07041601B1
公开(公告)日：2006-05-09
申请号：US10653103
申请日：2003-09-03
申请人： Bin Yu , Haihong Wang
发明人： Bin Yu , Haihong Wang
IPC分类号： H01L21/311
CPC分类号： H01L29/7842 , H01L29/4908 , H01L29/66545 , H01L29/66795 , H01L29/785
摘要： A method of manufacturing a MOSFET type semiconductor device includes forming a fin structure and a dummy gate structure over the fin structure. Sidewall spacers may be formed adjacent the dummy gate structure. The dummy gate structure may be later removed and replaced with a metal layer that is formed at a high temperature (e.g., 600°–700° C.). The cooling of the metal layer induces strain to the fin structure that affects the mobility of the double-gate MOSFET.
摘要翻译：制造MOSFET型半导体器件的方法包括在鳍结构上形成翅片结构和虚拟栅极结构。侧壁间隔件可以与伪栅极结构相邻地形成。可以稍后去除虚拟栅极结构并用在高温（例如600℃-700℃）下形成的金属层代替。金属层的冷却会引起对鳍结构的应变，从而影响双栅极MOSFET的迁移率。

65. 发明申请

US20060089820A1 Event-based system and process for recording and playback of collaborative electronic presentations 有权
公开(公告)号：US20060089820A1
公开(公告)日：2006-04-27
申请号：US10973186
申请日：2004-10-25
申请人： Bin Yu , Yong Rui
发明人： Bin Yu , Yong Rui
IPC分类号： G06F11/30 , G21C17/00 , G06F15/00
CPC分类号： G06Q10/10
摘要： An event-based system and process for recording and playback of collaborative electronic presentations is presented. The present system and process includes a technique for recording collaborative electronic presentations by capturing and storing the interactions between each participant and presentation data where each interaction event is timestamped and linked to a data file comprising the presentation data. The present system and process also includes a technique for playing back the recorded collaborative electronic presentation, which involves displaying the presentation data in an order it was originally presented and reproducing the recorded interactions between each participant and the displayed presentation data at the same point in the presentation that they were originally performed, based on the aforementioned timestamps.

66. 发明授权

US07019363B1 MOS transistor with asymmetrical source/drain extensions 有权
标题翻译：具有不对称源极/漏极延伸的MOS晶体管
公开(公告)号：US07019363B1
公开(公告)日：2006-03-28
申请号：US09476961
申请日：2000-01-03
申请人： Bin Yu
发明人： Bin Yu
IPC分类号： H01L29/76 , H01L29/94
CPC分类号： H01L29/7835 , H01L21/26513 , H01L21/26586 , H01L29/6659 , H01L29/66659
摘要： A method of fabricating an integrated circuit utilizes symmetric source/drain junctions. The process can be utilized for P-channel or N-channel metal oxide field semiconductor effect transistors (MOSFETS). The drain extension is deeper than the source extension. The source extension is more conductive than the drain extension. The transistor has reduced short channel effects and strong drive current and yet is reliable.
摘要翻译：一种制造集成电路的方法采用对称的源极/漏极结。该过程可用于P沟道或N沟道金属氧化物半导体效应晶体管（MOSFET）。漏极扩展比源扩展更深。源极延伸比漏极延伸更为导电。晶体管减少了短沟道效应和强大的驱动电流，而且可靠。

67. 发明授权

US06963104B2 Non-volatile memory device 有权
标题翻译：非易失性存储器件
公开(公告)号：US06963104B2
公开(公告)日：2005-11-08
申请号：US10459576
申请日：2003-06-12
申请人： Yider Wu , Bin Yu
发明人： Yider Wu , Bin Yu
IPC分类号： H01L21/336 , H01L21/8246 , H01L27/115 , H01L27/12 , H01L29/786 , H01L29/792 , H01L29/788
CPC分类号： H01L27/11568 , H01L27/115 , H01L27/1203 , H01L29/66833 , H01L29/785 , H01L29/792
摘要： A non-volatile memory device includes a substrate, an insulating layer, a fin, a number of dielectric layers and a control gate. The insulating layer is formed on the substrate and the fin is formed on the insulating layer. The dielectric layers are formed over the fin and the control gate is formed over the dielectric layers. The dielectric layers may include oxide-nitride-oxide layers that function as a charge storage structure for the memory device.
摘要翻译：非易失性存储器件包括衬底，绝缘层，鳍片，多个电介质层和控制栅极。绝缘层形成在基板上，并且鳍形成在绝缘层上。电介质层形成在鳍片之上，并且控制栅极形成在电介质层上。电介质层可以包括用作存储器件的电荷存储结构的氧化物 - 氮化物 - 氧化物层。

68. 发明授权

US06933558B2 Flash memory device 有权
标题翻译：闪存设备
公开(公告)号：US06933558B2
公开(公告)日：2005-08-23
申请号：US10726508
申请日：2003-12-04
申请人： Wiley Eugene Hill , Haihong Wang , Yider Wu , Bin Yu
发明人： Wiley Eugene Hill , Haihong Wang , Yider Wu , Bin Yu
IPC分类号： G11C16/04 , H01L21/28 , H01L21/8247 , H01L27/115 , H01L29/792
CPC分类号： H01L21/28273 , H01L27/115 , H01L27/11556 , H01L29/785
摘要： A memory device includes a conductive structure, a number of dielectric layers and a control gate. The dielectric layers are formed around the conductive structure and the control gate is formed over the dielectric layers. A portion of the conductive structure functions as a drain region for the memory device and at least one of the dielectric layers functions as a charge storage structure for the memory device. The dielectric layers may include oxide-nitride-oxide layers.
摘要翻译：存储器件包括导电结构，多个电介质层和控制栅极。电介质层形成在导电结构周围，并且控制栅极形成在电介质层上。导电结构的一部分用作存储器件的漏极区，并且至少一个介电层用作存储器件的电荷存储结构。电介质层可以包括氧化物 - 氮化物 - 氧化物层。

69. 发明授权

US06921704B1 Method for improving MOS mobility 有权
标题翻译：提高MOS迁移率的方法
公开(公告)号：US06921704B1
公开(公告)日：2005-07-26
申请号：US10700557
申请日：2003-11-05
申请人： David Wu , Akif Sultan , Bin Yu
发明人： David Wu , Akif Sultan , Bin Yu
IPC分类号： H01L21/762 , H01L21/764 , H01L21/8234 , H01L21/8238 , H01L21/76
CPC分类号： H01L21/764 , H01L21/76224 , H01L21/823481 , H01L21/823878
摘要： A method of forming a silicon-on-insulator semiconductor device including providing a substrate and forming a trench in the substrate, wherein the trench includes opposing side walls extending upwardly from a base of the trench. The method also includes depositing at least two insulating layers into the trench to form a shallow trench isolation structure, wherein an innermost of the insulating layers substantially conforms to the base and the two side walls of the trench and an outermost of the insulating layers spans the side walls of the trench so that a gap is formed between the insulating layers in the trench. The gap creates compressive forces within the shallow trench isolation structure, which in turn creates tensile stress within the surrounding substrate to enhance mobility of the device.
摘要翻译：一种形成绝缘体上半导体器件的方法，包括提供衬底并在衬底中形成沟槽，其中沟槽包括从沟槽的基底向上延伸的相对的侧壁。该方法还包括将至少两个绝缘层沉积到沟槽中以形成浅沟槽隔离结构，其中绝缘层的最内层基本上与基底一致并且沟槽的两个侧壁和绝缘层的最外层横跨沟槽的侧壁，使得在沟槽中的绝缘层之间形成间隙。间隙在浅沟槽隔离结构内产生压缩力，这反过来在周围的衬底内产生拉伸应力，以增强器件的移动性。

70. 发明授权

US06897527B2 Strained channel FinFET 有权
标题翻译：应变通道FinFET
公开(公告)号：US06897527B2
公开(公告)日：2005-05-24
申请号：US10833112
申请日：2004-04-28
申请人： Srikanteswara Dakshina-Murthy , Judy Xilin An , Zoran Krivokapic , Haihong Wang , Bin Yu
发明人： Srikanteswara Dakshina-Murthy , Judy Xilin An , Zoran Krivokapic , Haihong Wang , Bin Yu
IPC分类号： H01L21/336 , H01L29/10 , H01L29/49 , H01L29/786 , H01L27/01
CPC分类号： H01L29/785 , H01L29/1054 , H01L29/4908 , H01L29/66795 , H01L29/78654 , H01L29/78687
摘要： A semiconductor device includes a fin and a layer formed on at least a portion of the fin. The fin includes a first crystalline material. The layer includes a second crystalline material, where the first crystalline material has a larger lattice constant than the second crystalline material to induce tensile strain within the layer.
摘要翻译：半导体器件包括翅片和形成在鳍片的至少一部分上的层。翅片包括第一结晶材料。该层包括第二结晶材料，其中第一结晶材料具有比第二结晶材料更大的晶格常数以在层内引起拉伸应变。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式