会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 54. 发明授权
    • System and method for biometric authorization for check cashing
    • 用于支票兑现的生物特征授权的系统和方法
    • US06957770B1
    • 2005-10-25
    • US10142687
    • 2002-05-10
    • Timothy Robinson
    • Timothy Robinson
    • G06K5/00G06Q20/00
    • G06Q20/04G06Q20/042G06Q20/40G06Q20/4014
    • A system for authorizing a check cashing transaction between a consumer and a merchant using identity verification based on biometric information. A system comprises a central biometric information database containing biometric and personal identity-verifying data registered therein by a consumer and containing merchant identity-verifying data registered therein by a merchant. The system further comprises a merchant local device having a biometric reader and linked via a network to the central biometric information database. Using the biometric reader, a consumer desiring to cash a check presents biometric data to the central biometric information database via the biometric reader. The central biometric information database provides an electronic comparison of the present biometric data with the biometric data registered by the consumer. If the presented data and the registered data match, an approval signal is transmitted to the merchant local device.
    • 一种用于基于生物特征信息授权使用身份验证的消费者和商家之间的支票兑现交易的系统。 系统包括中央生物特征信息数据库,其包含由消费者在其中注册的生物特征和个人身份验证数据,并且包含商家登记在其中的商家身份验证数据。 该系统还包括具有生物识别读取器并且经由网络链接到中央生物特征信息数据库的商家本地设备。 使用生物识别阅读器,希望通过生物识别阅读器向生物特征信息数据库提供生物特征数据的生物识别数据。 中心生物特征信息数据库提供了当前生物特征数据与消费者注册的生物特征数据的电子比较。 如果呈现的数据和注册的数据相匹配,则将批准信号发送到商家本地设备。
    • 56. 发明授权
    • Endoprosthesis delivery catheter with sequential stage control
    • 具有顺序阶段控制的内置假体输送导管
    • US06395017B1
    • 2002-05-28
    • US08751087
    • 1996-11-15
    • Clifford J. DwyerTimothy Robinson
    • Clifford J. DwyerTimothy Robinson
    • A61F206
    • A61F2/962A61F2002/9517A61F2002/9665
    • A delivery device for intraluminally positioning and controllably releasing a vascular prosthesis includes an elongate delivery sheath and a control handle at the proximal end of the device. The handle has components movable and arranged to define at least three relative positions including (1) an implant capture position in which the sheath fully encloses and contains the implant, (2) an intermediate position in which the implant is partially deployed but in which the trailing end of the implant remains attached to the delivery device, and (3) a release position in which the implant has been freed from the delivery device and fully released within the blood vessel. The movable parts of the handle include a shifting mechanism that must be operated deliberately through a detent by the physician to enable the handle to be manipulated from one position to the other.
    • 用于腔内定位和可控地释放血管假体的输送装置包括细长输送鞘和在装置的近端处的控制手柄。 手柄具有可移动和布置的部件,其定义至少三个相对位置,包括(1)植入物捕获位置,其中护套完全包围并包含植入物,(2)植入物部分展开的中间位置, 植入物的后端保持附着于输送装置,和(3)释放位置,其中植入物已经从输送装置中释放并在血管内完全释放。 手柄的可移动部分包括移动机构,该换档机构必须通过医师的制动器故意操作,以使手柄能够从一个位置操纵到另一个位置。
    • 58. 发明授权
    • Method for storing prioritized memory or I/O transactions in queues
having one priority level less without changing the priority when space
available in the corresponding queues exceed
    • 在具有一个优先级的队列中存储优先级存储器或I / O事务的方法,而不改变相应队列中可用空间的优先级超过
    • US5867735A
    • 1999-02-02
    • US20859
    • 1998-02-09
    • William K. ZuravleffMark SemmelmeyerTimothy RobinsonScott Furman
    • William K. ZuravleffMark SemmelmeyerTimothy RobinsonScott Furman
    • G06F9/38G06F15/00G06F15/20
    • G06F9/3824
    • A non-blocking load buffer is provided for use in a high-speed microprocessor and memory system. The non-blocking load buffer interfaces a high-speed processor/cache bus, which connects a processor and a cache to the non-blocking load buffer, with a lower speed peripheral bus, which connects to peripheral devices. The non-blocking load buffer allows data to be retrieved from relatively low bandwidth peripheral devices directly from programmed I/O of the processor at the maximum rate of the peripherals so that the data may be processed and stored without unnecessarily idling the processor. I/O requests from several processors within a multiprocessor may simultaneously be buffered so that a plurality of non-blocking loads may be processed during the latency period of the device. As a result, a continuous maximum throughput from multiple I/O devices by the programmed I/O of the processor is achieved and the time required for completing tasks and processing data may be reduced. Also, a multiple priority non-blocking load buffer is provided for serving a multiprocessor running real-time processes of varying deadlines by prioritization-based scheduling of memory and peripheral accesses.
    • 提供非阻塞负载缓冲器用于高速微处理器和存储器系统。 非阻塞负载缓冲器将高速处理器/高速缓存总线接口,该总线将处理器和高速缓存连接到非阻塞负载缓冲区,其中低速外设总线连接到外围设备。 非阻塞负载缓冲器允许以相对较低带宽的外围设备从外围设备的最大速率直接从处理器的编程I / O检索数据,从而可以处理和存储数据,而不会使处理器无需空闲。 可以同时缓冲多处理器内的多个处理器的I / O请求,以便可以在设备的等待时间期间处理多个非阻塞负载。 因此,通过处理器的编程I / O实现来自多个I / O设备的连续最大吞吐量,并且可以减少完成任务和处理数据所需的时间。 此外,提供了多重优先级的非阻塞负载缓冲器,用于通过基于优先级的存储器和外设访问调度来服务运行不同期限的实时处理的多处理器。