会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明授权
    • Cerebration improver
    • 脑功能改善剂
    • US6117853A
    • 2000-09-12
    • US228938
    • 1999-01-12
    • Masashi SakaiHideyuki YamatoyaNaomi MizusawaSatoshi Kudo
    • Masashi SakaiHideyuki YamatoyaNaomi MizusawaSatoshi Kudo
    • A61K38/00A61K31/20A61K31/685A61P25/28C07F9/10
    • A61K31/685
    • A cerebration improver having a prominent action for increasing brain glucose level has an effect of improving the cerebration of a subject administered with the improver. The cerebration improver contains as the effective ingredient phosphatidyl-L-serine, or lysophosphatidyl-L-serine produced by eliminating the fatty acid chain at the position .alpha. or .beta. of phosphatidyl-L-serine, or the salts thereof. The phosphatidyl-L-serine has a structural fatty acid chain derived from at least one raw material lecithin selected from the group consisting of soy bean lecithin, rapeseed lecithin or egg yolk lecithin. Using the raw material lecithin as the substrate, phosphatidyl-L-serine can be produced by utilizing transphosphatidylation.
    • 具有增加脑葡萄糖水平的显着作用的脑功能改善剂具有改善用改良剂施用的受试者的脑部的作用。 脑修复剂含有作为磷脂酰-L-丝氨酸的有效成分或通过除去磷脂酰-L-丝氨酸α或β位上的脂肪酸链或其盐而产生的溶血磷脂酰-L-丝氨酸。 磷脂酰-L-丝氨酸具有衍生自至少一种选自大豆卵磷脂,油菜籽卵磷脂或蛋黄卵磷脂的原料卵磷脂的结构脂肪酸链。 使用原料卵磷脂作为底物,磷脂酰-L-丝氨酸可以通过利用磷脂酰胆碱化产生。
    • 53. 发明授权
    • Method of doping gate electrodes discretely with either P-type or N-type
impurities to form discrete semiconductor regions
    • 使用P型或N型杂质离子地掺杂栅电极以形成离散半导体区域的方法
    • US5328864A
    • 1994-07-12
    • US699024
    • 1991-05-13
    • Keiichi YoshizumiSatoshi Kudo
    • Keiichi YoshizumiSatoshi Kudo
    • H01L21/768H01L21/28H01L21/8238H01L21/336
    • H01L21/28026H01L21/823842Y10S148/106
    • The present invention relates to a method of manufacturing a semiconductor device. In a semiconductor substrate formed with a first semiconductor region of P-type and a second semiconductor region of N-type and an insulating film formed between and extending into the first and the second semiconductor regions, gate electrodes of a laminate of a polysilicon layer and a silicide layer are formed on the insulating film covering the first and the second semiconductor regions. A gate electrode situated on the first semiconductor region has an end portion facing and spaced from an end portion of a gate electrode situated on the second semiconductor region. A masking layer is formed on the second semiconductor region with an edge of the masking layer falling between the two gate electrodes where the two end portions face each other. The first semiconductor region is doped with an impurity of N-type, thereby forming a third semiconductor region in the first semiconductor region. The masking layer is removed from the second semiconductor region and a masking layer is formed on the first semiconductor region with an edge of the masking layer falling between the two gate electrodes where the two end portions face each other. The second semiconductor region is doped with an impurity of P-type, thereby forming a fourth semiconductor region in the second semiconductor region. By providing a masking layer to fall between the end portions of the gate electrodes, the gate electrodes are discretely doped to form discrete semiconductor regions.
    • 本发明涉及半导体器件的制造方法。 在形成有P型的第一半导体区域和形成在第一和第二半导体区域之间并延伸到第一和第二半导体区域中的N型的第二半导体区域和绝缘膜的半导体衬底中,多晶硅层和 在覆盖第一和第二半导体区域的绝缘膜上形成硅化物层。 位于第一半导体区域上的栅电极具有面对并位于位于第二半导体区域上的栅电极的端部的端部。 掩模层形成在第二半导体区上,其中掩模层的边缘落在两个端部彼此面对的两个栅电极之间。 第一半导体区域掺杂有N型杂质,从而在第一半导体区域中形成第三半导体区域。 从第二半导体区域去除掩模层,并且在第一半导体区域上形成掩模层,其中掩模层的边缘落在两个端部彼此面对的两个栅电极之间。 第二半导体区域掺杂有P型杂质,从而在第二半导体区域中形成第四半导体区域。 通过提供掩模层落在栅电极的端部之间,栅电极被离散地掺杂以形成分立的半导体区域。
    • 55. 发明授权
    • Method for manufacturing semiconductor integrated circuit device
    • 半导体集成电路器件的制造方法
    • US4892837A
    • 1990-01-09
    • US279032
    • 1988-12-02
    • Satoshi Kudo
    • Satoshi Kudo
    • H01L21/331H01L23/485H01L27/06H01L29/417H01L29/423
    • H01L29/66272H01L23/485H01L27/0623H01L29/41775H01L29/42304H01L2924/0002Y10S148/011
    • Disclosed is a method of producing a bipolar transistor which enables an external base region, an intrinsic base region and an emitter region to be formed in self-alignment with respect to the base electrode. More specifically, the method comprises the steps of side-etching an insulating film formed underneath the base electrode by a wet etching process to provide an undercut portion, depositing polycrystalline silicon so as to extend into the undercut portion by low pressure CVD to thereby fill the undercut portion with the polycrystalline silicon, and subjecting the polycrystalline silicon to thermal oxidation, thereby simultaneously forming a sidewall spacer whereby the base electrode and the emitter electrode are electrically isolated from each other and an oxide film on the emitter forming region, the oxide film having high selectivity in anisotropic etching with respect to the substrate (silicon).
    • 公开了一种制造双极晶体管的方法,其能够使外部基极区域,本征基极区域和发射极区域相对于基极电极自对准地形成。 更具体地说,该方法包括以下步骤:通过湿式蚀刻工艺对形成在基底下面的绝缘膜进行侧蚀,以提供底切部分,沉积多晶硅,以便通过低压CVD延伸到底切部分,从而填充 具有多晶硅的底切部分,并且对多晶硅进行热氧化,从而同时形成侧壁间隔物,由此基极和发射极彼此电隔离,并且在发射体形成区域上具有氧化物膜,氧化物膜具有 相对于基板(硅)的各向异性蚀刻中的高选择性。
    • 57. 发明授权
    • Silica glass crucible for pulling up silicon single crystal and method for manufacturing thereof
    • 用于提升硅单晶的硅玻璃坩埚及其制造方法
    • US08562739B2
    • 2013-10-22
    • US12647634
    • 2009-12-28
    • Kazuhiro HaradaSatoshi Kudo
    • Kazuhiro HaradaSatoshi Kudo
    • C30B15/04
    • C30B15/10
    • A silica glass crucible used for pulling up a silicon single crystal and made from natural silica a raw material is provided with a region within a certain range from the center of a bottom section of the crucible and up to 0.5 mm deep from an inner surface and which substantially does not include gas bubbles, wherein an average value of a concentration of Al included in a region within the certain range from the center of the bottom section of the crucible and up to 0.5 mm deep from the inner surface is 30 ppm or more and 150 ppm or less. In the case where the inner layer of the crucible bottom section is formed in this way, dents in the inner surface are prevented and the generation of gas bubbles is reduced.
    • 用于提取硅单晶并由原料由天然二氧化硅制成的二氧化硅玻璃坩埚设置有从坩埚底部的中心到内表面至多0.5mm深的一定范围内的区域, 其基本上不包括气泡,其中包括在从坩埚的底部的中心到距内表面的0.5mm深的一定范围内的区域中的浓度的平均值为30ppm以上 和150ppm以下。 在以这种方式形成坩埚底部的内层的情况下,防止了内表面的凹陷,并且气泡的产生减少。