会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 57. 发明申请
    • Image display apparatus with image entry function
    • 具有图像输入功能的图像显示装置
    • US20080198143A1
    • 2008-08-21
    • US12000839
    • 2007-12-18
    • Masayoshi KinoshitaHiroshi Kageyama
    • Masayoshi KinoshitaHiroshi Kageyama
    • G06F3/042
    • G06F3/0412
    • An image display apparatus with image entry function capable of high-speed and high-accuracy direct screen entry without increasing the peripheral circuit scale or the number of circuit elements for each pixel that lower the pixel aperture ratio. A first pixel circuit and a second pixel circuit are alternately arrayed horizontally. First and second data lines are connected to a data driver and a sensor signal processor circuit. Selector switches are connected to the input terminal of the data driver. Gray scale voltages are sent from the data driver to the first and second data lines, and first and second photo sensor signals are sent to the sensor signal processor circuit.
    • 具有能够进行高速和高精度直接屏幕输入的图像输入功能的图像显示装置,而不增加用于降低像素孔径比的每个像素的外围电路规模或电路元件的数量。 第一像素电路和第二像素电路被水平地交替排列。 第一和第二数据线连接到数据驱动器和传感器信号处理器电路。 选择开关连接到数据驱动器的输入端。 灰度电压从数据驱动器发送到第一和第二数据线,并且第一和第二光电传感器信号被发送到传感器信号处理器电路。
    • 58. 发明授权
    • Display device
    • 显示设备
    • US07274625B1
    • 2007-09-25
    • US11700876
    • 2007-02-01
    • Katsumi MatsumotoKozo YasudaHiroshi KageyamaHideo SatoToshio Miyazawa
    • Katsumi MatsumotoKozo YasudaHiroshi KageyamaHideo SatoToshio Miyazawa
    • G04C17/00H03K3/03G09G3/20
    • G09G3/3611G09G3/20
    • An oscillator circuit includes (2n+1) inverters connected in series when n is a natural number, an integrator circuit having an input terminal connected to an output terminal of a (2n+1)-th inverter and an output terminal connected to an input terminal of a first inverter, first and second p-type transistors connected in series between the input terminal of the first inverter and a first reference potential, and first and second n-type transistors connected in series between the input terminal of the first inverter and a second reference potential. An output voltage of a j-th inverter is applied to control electrodes of the first p-type transistor and the first n-type transistor. An output voltage of a k-th inverter is applied to control-electrodes of the second p-type transistor and the second n-type transistor. Symbol j is an odd number, k is an even number, and j
    • 振荡器电路包括当n为自然数时串联连接的(2n + 1)个反相器,具有连接到第(2n + 1)个反相器的输出端的输入端的积分器电路和连接到输入端的输出端 串联连接在第一反相器的输入端和第一参考电位之间的第一和第二p型晶体管,以及串联连接在第一反相器的输入端和第一反相器的第一和第二p型晶体管之间的第一和第二p型晶体管, 第二个参考电位。 将第j个反相器的输出电压施加到第一p型晶体管和第一n型晶体管的控制电极。 第k个反相器的输出电压被施加到第二p型晶体管和第二n型晶体管的控制电极。 符号j是奇数,k是偶数,并且满足j
    • 59. 发明申请
    • DISPLAY DEVICE
    • 显示设备
    • US20070182679A1
    • 2007-08-09
    • US11700876
    • 2007-02-01
    • Katsumi MatsumotoKozo YasudaHiroshi KageyamaHideo SatoToshio Miyazawa
    • Katsumi MatsumotoKozo YasudaHiroshi KageyamaHideo SatoToshio Miyazawa
    • G09G3/34
    • G09G3/3611G09G3/20
    • An oscillator circuit includes (2n+1) inverters connected in series when n is a natural number, an integrator circuit having an input terminal connected to an output terminal of a (2n+1)-th inverter and an output terminal connected to an input terminal of a first inverter, first and second p-type transistors connected in series between the input terminal of the first inverter and a first reference potential, and first and second n-type transistors connected in series between the input terminal of the first inverter and a second reference potential. An output voltage of a j-th inverter is applied to control electrodes of the first p-type transistor and the first n-type transistor. An output voltage of a k-th inverter is applied to control electrodes of the second p-type transistor and the second n-type transistor. Symbol j is an odd number, k is an even number, and j
    • 振荡器电路包括当n为自然数时串联连接的(2n + 1)个反相器,具有连接到第(2n + 1)个反相器的输出端的输入端的积分器电路和连接到输入端的输出端 串联连接在第一反相器的输入端和第一参考电位之间的第一和第二p型晶体管,以及串联连接在第一反相器的输入端和第一反相器的第一和第二p型晶体管之间的第一和第二p型晶体管, 第二个参考电位。 将第j个反相器的输出电压施加到第一p型晶体管和第一n型晶体管的控制电极。 第k个反相器的输出电压被施加到第二p型晶体管和第二n型晶体管的控制电极。 符号j是奇数,k是偶数,并且满足j