专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明申请

US20120017038A1 Non-Volatile Memory And Method With Control Data Management 有权
标题翻译：非易失性存储器和方法与控制数据管理
公开(公告)号：US20120017038A1
公开(公告)日：2012-01-19
申请号：US13244178
申请日：2011-09-23
申请人： Sergey Anatolievich Gorobets , Alan Douglas Bryce , Alan David Bennett
发明人： Sergey Anatolievich Gorobets , Alan Douglas Bryce , Alan David Bennett
IPC分类号： G06F12/02
CPC分类号： G06F11/1666 , G06F11/1072 , G06F11/141 , G06F11/1415 , G06F11/1658 , G06F12/0246 , G06F2212/7202 , G06F2212/7203 , G06F2212/7205 , G06F2212/7208 , G11C11/5621 , G11C11/5628 , G11C16/102 , G11C16/105 , G11C16/20 , G11C29/00 , G11C29/76 , G11C2211/5641
摘要： In a nonvolatile memory with block management system, critical data such as control data for the block management system is maintained in duplicates. Various methods are described for robustly writing and reading two copies of critical data in multi-state memory. In another aspect of the invention, a preemptive garbage collection on memory block containing control data avoids an undesirable situation where a large number of such memory blocks need be garbage collected at the same time.
摘要翻译：在具有块管理系统的非易失性存储器中，诸如块管理系统的控制数据的关键数据保持重复。描述了用于在多状态存储器中强制写入和读取关键数据的两个副本的各种方法。在本发明的另一方面，在包含控制数据的存储器块上的抢先垃圾收集避免了不希望的情况，其中大量的这种存储块需要同时被垃圾收集。

42. 发明授权

US08094500B2 Non-volatile memory and method with write cache partitioning 有权
标题翻译：非易失性存储器和写缓存分区的方法
公开(公告)号：US08094500B2
公开(公告)日：2012-01-10
申请号：US12348891
申请日：2009-01-05
申请人： Alexander Paley , Sergey Anatolievich Gorobets , Eugene Zilberman , Alan David Bennett , Shai Traister , Andrew Tomlin , William S. Wu , Bum Suck So
发明人： Alexander Paley , Sergey Anatolievich Gorobets , Eugene Zilberman , Alan David Bennett , Shai Traister , Andrew Tomlin , William S. Wu , Bum Suck So
IPC分类号： G11C16/04
CPC分类号： G11C11/5628 , G06F12/0246 , G06F2212/7202 , G06F2212/7203 , G11C16/0483 , G11C29/00 , G11C29/76 , G11C29/808 , G11C2211/5641 , G11C2211/5643
摘要： A portion of a nonvolatile memory is partitioned from a main multi-level memory array to operate as a cache. The cache memory is configured to store at less capacity per memory cell and finer granularity of write units compared to the main memory. In a block-oriented memory architecture, the cache has multiple functions, not merely to improve access speed, but is an integral part of a sequential update block system. Decisions to write data to the cache memory or directly to the main memory depend on the attributes and characteristics of the data to be written, the state of the blocks in the main memory portion and the state of the blocks in the cache portion.
摘要翻译：将非易失性存储器的一部分从主多层存储器阵列分区以作为高速缓存进行操作。缓存存储器被配置为以比每个存储器单元更少的容量存储和与主存储器相比写入单元的更细粒度。在面向块的存储器架构中，缓存具有多个功能，而不仅仅是提高访问速度，而是顺序更新块系统的组成部分。将数据写入高速缓冲存储器或直接写入主存储器的决定取决于要写入的数据的属性和特性，主存储器部分中的块的状态和高速缓存部分中块的状态。

43. 发明申请

US20100174846A1 Nonvolatile Memory With Write Cache Having Flush/Eviction Methods 有权
标题翻译：具有缓冲/驱逐方法的写缓存的非易失性存储器
公开(公告)号：US20100174846A1
公开(公告)日：2010-07-08
申请号：US12348895
申请日：2009-01-05
申请人： Alexander Paley , Sergey Anatolievich Gorobets , Eugene Zilberman , Alan David Bennett , Shai Traister , Andrew Tomlin , William S. Wu , Bum Suck So
发明人： Alexander Paley , Sergey Anatolievich Gorobets , Eugene Zilberman , Alan David Bennett , Shai Traister , Andrew Tomlin , William S. Wu , Bum Suck So
IPC分类号： G06F12/02 , G06F12/00 , G06F12/08
CPC分类号： G06F12/0866 , G06F12/0246 , G06F12/0804 , G06F2212/7203 , G06F2212/7204 , G11C11/5628 , G11C2211/5641 , Y02D10/13
摘要： A portion of a nonvolatile memory is partitioned from a main multi-level memory array to operate as a cache. The cache memory is configured to store at less capacity per memory cell and finer granularity of write units compared to the main memory. In a block-oriented memory architecture, the cache has multiple functions, not merely to improve access speed, but is an integral part of a sequential update block system. Decisions to archive data from the cache memory to the main memory depend on the attributes of the data to be archived, the state of the blocks in the main memory portion and the state of the blocks in the cache portion.
摘要翻译：将非易失性存储器的一部分从主多层存储器阵列分区以作为高速缓存进行操作。缓存存储器被配置为以比每个存储器单元更少的容量存储和与主存储器相比写入单元的更细粒度。在面向块的存储器架构中，缓存具有多个功能，而不仅仅是提高访问速度，而是顺序更新块系统的组成部分。将数据从高速缓冲存储器归档到主存储器的决定取决于要归档的数据的属性，主存储器部分中的块的状态和高速缓存部分中的块的状态。

44. 发明申请

US20100172180A1 Non-Volatile Memory and Method With Write Cache Partitioning 有权
标题翻译：非易失性存储器和使用写高速缓存分区的方法
公开(公告)号：US20100172180A1
公开(公告)日：2010-07-08
申请号：US12348891
申请日：2009-01-05
申请人： Alexander Paley , Sergey Anatolievich Gorobets , Eugene Zilberman , Alan David Bennett , Shai Traister , Andrew Tomlin , William S. Wu , Bum Suck So
发明人： Alexander Paley , Sergey Anatolievich Gorobets , Eugene Zilberman , Alan David Bennett , Shai Traister , Andrew Tomlin , William S. Wu , Bum Suck So
IPC分类号： G11C16/04 , G11C16/06
CPC分类号： G11C11/5628 , G06F12/0246 , G06F2212/7202 , G06F2212/7203 , G11C16/0483 , G11C29/00 , G11C29/76 , G11C29/808 , G11C2211/5641 , G11C2211/5643
摘要： A portion of a nonvolatile memory is partitioned from a main multi-level memory array to operate as a cache. The cache memory is configured to store at less capacity per memory cell and finer granularity of write units compared to the main memory. In a block-oriented memory architecture, the cache has multiple functions, not merely to improve access speed, but is an integral part of a sequential update block system. Decisions to write data to the cache memory or directly to the main memory depend on the attributes and characteristics of the data to be written, the state of the blocks in the main memory portion and the state of the blocks in the cache portion.
摘要翻译：将非易失性存储器的一部分从主多层存储器阵列分区以作为高速缓存进行操作。缓存存储器被配置为以比每个存储器单元更少的容量存储和与主存储器相比写入单元的更细粒度。在面向块的存储器架构中，缓存具有多个功能，而不仅仅是提高访问速度，而是顺序更新块系统的组成部分。将数据写入高速缓冲存储器或直接写入主存储器的决定取决于要写入的数据的属性和特性，主存储器部分中的块的状态和高速缓存部分中块的状态。

45. 发明申请

US20100172179A1 Spare Block Management of Non-Volatile Memories 有权
标题翻译：非易失性存储的备件管理
公开(公告)号：US20100172179A1
公开(公告)日：2010-07-08
申请号：US12348825
申请日：2009-01-05
申请人： Sergey Anatolievich Gorobets , Alan David Bennett , Eugene Zilberman
发明人： Sergey Anatolievich Gorobets , Alan David Bennett , Eugene Zilberman
IPC分类号： G11C16/04 , G11C29/00
CPC分类号： G11C11/5621 , G06F12/0246 , G06F12/0866 , G06F12/0897 , G06F2212/7202 , G11C29/76 , G11C2211/5641
摘要： Techniques for the management of spare blocks in re-programmable non-volatile memory system, such as a flash EEPROM system, are presented. In one set of techniques, for a memory partitioned into two sections (for example a binary section and a multi-state section), where blocks of one section are more prone to error, spare blocks can be transferred from the more error prone partition to the less error prone partition. In another set of techniques for a memory partitioned into two sections, blocks which fail in the more error prone partition are transferred to serve as spare blocks in the other partition. In a complementary set of techniques, a 1-bit time stamp is maintained for free blocks to determine whether the block has been written recently. Other techniques allow for spare blocks to be managed by way of a logical to physical conversion table by assigning them logical addresses that exceed the logical address space of which a host is aware.
摘要翻译：提出了用于管理可重新编程的非易失性存储器系统中的备用块的技术，例如闪存EEPROM系统。在一组技术中，对于分为两个部分（例如二进制部分和多状态部分）的内存，一个部分的块更容易出错，备用块可以从更易出错的分区传输到较小的错误分区。在分为两部分的内存的另一组技术中，在更容易出错的分区中失败的块被传送到另一分区中的备用块。在一组互补的技术中，为空闲块维护1位时间戳，以确定块是否已被最近写入。其他技术允许通过逻辑到物理转换表来管理备用块，分配逻辑地址超过主机知道的逻辑地址空间。

46. 发明申请

US20090019217A1 Non-Volatile Memory And Method With Memory Planes Alignment 有权
标题翻译：非易失性存储器和方法与内存平面对齐
公开(公告)号：US20090019217A1
公开(公告)日：2009-01-15
申请号：US12239351
申请日：2008-09-26
申请人： Sergey Anatolievich Gorobets , Peter John Smith , Alan David Bennett
发明人： Sergey Anatolievich Gorobets , Peter John Smith , Alan David Bennett
IPC分类号： G06F12/02 , G06F12/16
CPC分类号： G06F11/1666 , G06F11/1072 , G06F11/141 , G06F11/1415 , G06F11/1658 , G06F12/0246 , G06F2212/7202 , G06F2212/7203 , G06F2212/7205 , G06F2212/7208 , G11C11/5621 , G11C11/5628 , G11C16/102 , G11C16/105 , G11C16/20 , G11C29/00 , G11C29/76 , G11C2211/5641
摘要： A non-volatile memory is constituted from a set of memory planes, each having its own set of read/write circuits so that the memory planes can operate in parallel. The memory is further organized into erasable blocks, each for storing a logical group of logical units of data. In updating a logical unit, all versions of a logical unit are maintained in the same plane as the original. Preferably, all versions of a logical unit are aligned within a plane so that they are all serviced by the same set of sensing circuits. In a subsequent garbage collection operation, the latest version of the logical unit need not be retrieved from a different plane or a different set of sensing circuits, otherwise resulting in reduced performance. In one embodiment, any gaps left after alignment are padded by copying latest versions of logical units in sequential order thereto.
摘要翻译：非易失性存储器由一组存储器平面构成，每个存储器平面具有其自己的一组读/写电路，使得存储器平面可以并行操作。存储器被进一步组织成可擦除块，每个块用于存储数据的逻辑单元的逻辑组。在更新逻辑单元时，逻辑单元的所有版本都保持在与原始单元相同的平面中。优选地，逻辑单元的所有版本在平面内对准，使得它们都由相同的一组感测电路服务。在随后的垃圾回收操作中，不需要从不同的平面或不同的感测电路组检索最新版本的逻辑单元，否则导致性能降低。在一个实施例中，通过按照顺序复制最新版本的逻辑单元来填补对齐之后留下的任何间隙。

47. 发明申请

US20080301359A1 Non-Volatile Memory and Method With Multi-Stream Updating 有权
标题翻译：非易失性存储器和多流更新方法
公开(公告)号：US20080301359A1
公开(公告)日：2008-12-04
申请号：US12189396
申请日：2008-08-11
申请人： Peter John Smith , Sergey Anatolievich Gorobets , Alan David Bennett
发明人： Peter John Smith , Sergey Anatolievich Gorobets , Alan David Bennett
IPC分类号： G06F12/02
CPC分类号： G06F3/064 , G06F3/0616 , G06F3/0679 , G06F12/0246 , G06F2212/7203 , G11C16/102
摘要： In a memory that is programmable page by page and each page having multiple sectors that are once-programmable, even if successive writes are sequential, the data recorded to an update block may be fragmented and non-sequential. Instead of recording update data to an update block, the data is being recorded in at least two interleaving streams. When a full page of data is available, it is recorded to the update block. Otherwise, it is temporarily recorded to the scratch pad block until a full page of data becomes available to be transferred to the update block. Preferably, a pipeline operation allows the recording to the update block to be set up as soon as the host write command indicates a full page could be written. If the actual write data is incomplete due to interruptions, the setup will be canceled and recording is made to the scratch pad block instead.
摘要翻译：在逐页可编程的存储器中，每页具有一次可编程的多个扇区，即使连续的写入是顺序的，记录到更新块的数据可能是分段的和非顺序的。代替将更新数据记录到更新块，数据被记录在至少两个交错流中。当全页数据可用时，它被记录到更新块。否则，它暂时记录到便笺块块中，直到完整页面的数据可用于传送到更新块。优选地，管道操作允许一旦主机写入命令指示可以写入完整页面就可以对更新块进行记录。如果实际的写入数据由于中断而不完整，则设置将被取消，而代之以记录。

48. 发明授权

US07395404B2 Cluster auto-alignment for storing addressable data packets in a non-volatile memory array 有权
标题翻译：集群自动对齐，用于将可寻址数据包存储在非易失性存储器阵列中
公开(公告)号：US07395404B2
公开(公告)日：2008-07-01
申请号：US11015211
申请日：2004-12-16
申请人： Sergey Anatolievich Gorobets , Alan David Bennett
发明人： Sergey Anatolievich Gorobets , Alan David Bennett
IPC分类号： G06F12/06
CPC分类号： G06F12/0246 , G06F2212/7202
摘要： Alignment of clusters to pages is provided in a non-volatile memory system that receives data from a host in clusters and writes data to a memory array in units of a page. Alignment is implemented within each block using offsets in logical-to-physical mapping of data. Different blocks may have different offsets. When a host sends data with different cluster boundary locations, the data may be written with different offsets so that data maintains alignment.
摘要翻译：集群与页面的对准在非易失性存储器系统中提供，该非易失性存储器系统以群集方式从主机接收数据，并以页为单位将数据写入存储器阵列。使用数据的逻辑到物理映射中的偏移在每个块内实现对齐。不同的块可能具有不同的偏移量。当主机发送具有不同簇边界位置的数据时，可以用不同的偏移量写入数据，以便数据保持对齐。

49. 发明申请

US20110320684A1 Techniques of Maintaining Logical to Physical Mapping Information in Non-Volatile Memory Systems 有权
标题翻译：在非易失性存储器系统中维护逻辑到物理映射信息的技术
公开(公告)号：US20110320684A1
公开(公告)日：2011-12-29
申请号：US12821423
申请日：2010-06-23
申请人： Sergey Anatolievich Gorobets , Robert George Young
发明人： Sergey Anatolievich Gorobets , Robert George Young
IPC分类号： G06F12/02 , G06F12/00
CPC分类号： G06F12/0246 , G06F2212/7205 , G06F2212/7207
摘要： A non-volatile memory system writes logical to physical conversion data to the same memory blocks as user data, and as part of the same page as a segment of user data, as data segments are received and written. When a data block is subsequently compacted and obsolete data removed, the user data from the block is written to a one block and some or all of the logical to physical conversion data from the block is written to another block dedicated for the storage of such logical to physical mapping data.
摘要翻译：非易失性存储器系统将物理转换数据逻辑写入与用户数据相同的存储器块，并且作为与用户数据段相同的页面的一部分，作为数据段被接收和写入。当随后压缩数据块并去除过时的数据时，来自块的用户数据被写入一个块，并且来自块的逻辑到物理转换数据的一些或全部被写入专用于存储这种逻辑的另一个块到物理映射数据。

50. 发明授权

US08543757B2 Techniques of maintaining logical to physical mapping information in non-volatile memory systems 有权
标题翻译：在非易失性存储器系统中维护逻辑到物理映射信息的技术
公开(公告)号：US08543757B2
公开(公告)日：2013-09-24
申请号：US12821423
申请日：2010-06-23
申请人： Sergey Anatolievich Gorobets , Robert George Young
发明人： Sergey Anatolievich Gorobets , Robert George Young
IPC分类号： G06F12/02
CPC分类号： G06F12/0246 , G06F2212/7205 , G06F2212/7207
摘要： A non-volatile memory system writes logical to physical conversion data to the same memory blocks as user data, and as part of the same page as a segment of user data, as data segments are received and written. When a data block is subsequently compacted and obsolete data removed, the user data from the block is written to a one block and some or all of the logical to physical conversion data from the block is written to another block dedicated for the storage of such logical to physical mapping data.
摘要翻译：非易失性存储器系统将物理转换数据逻辑写入与用户数据相同的存储器块，并且作为与用户数据段相同的页面的一部分，作为数据段被接收和写入。当随后压缩数据块并去除过时的数据时，来自块的用户数据被写入一个块，并且来自块的逻辑到物理转换数据的一些或全部被写入专用于存储这种逻辑的另一个块到物理映射数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式