专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US6128094A Printer having processor with instruction cache and compressed program store 失效
公开(公告)号：US6128094A
公开(公告)日：2000-10-03
申请号：US112104
申请日：1998-07-08
申请人： Kenneth K. Smith
发明人： Kenneth K. Smith
IPC分类号： B41J5/30 , G06F3/12 , G06F12/04 , G06F12/08 , G06K15/00 , G06F15/00
CPC分类号： G06F12/0875 , G06K15/00 , G06F2212/401 , G06K2215/0002
摘要： A printer provides additional read/write memory for image processing by operating with stored programs in compressed form. When needed for execution, instructions of a compressed program are expanded by a decompression circuit on the fly in an instruction cache. In a preferred embodiment, the instruction cache includes dynamic random access memory (DRAM). Further, the processor for executing the expanded instructions, the decompression circuit, and the instruction cache are integrated together on the same chip. A printer having a processor for formatting incoming data in a page description language (PDL), for example, executes the instructions of the PDL interpreter program from the cache while the PDL program as a whole is stored in compressed format in off-chip ROM or received from an external computer (downloaded) into off-chip RAM.

42. 发明申请

US20140002851A1 PATH INDEPENDENT PRINT QUEUES 有权
标题翻译：路径独立打印队列
公开(公告)号：US20140002851A1
公开(公告)日：2014-01-02
申请号：US13537108
申请日：2012-06-29
申请人： Kenneth K. Smith , David G. Butler , Andrew Alegria
发明人： Kenneth K. Smith , David G. Butler , Andrew Alegria
IPC分类号： G06K15/02
CPC分类号： G06F3/1204 , G06F3/121 , G06F3/1236 , G06F3/126 , G06F3/1271 , G06F3/1284 , G06F3/1285 , G06F3/1292
摘要： In one embodiment, path data is received. The path data is indicative of a plurality of connectivity paths to electronically connect a computer and a printer. A graphic user interface is provided for display to a user, the interface to enable sending of print jobs to a print queue. The queue is to hold the print jobs to be sent to the printer, and is without limitation to a specific path among the plurality of paths. A command for the computer to send a first print job to the printer is received via the interface. The plurality of paths is monitored to identify an available path among the plurality of paths. The first print job is caused to be sent from the queue to the printer via the available path.
摘要翻译：在一个实施例中，接收路径数据。路径数据指示用于电子连接计算机和打印机的多个连接路径。提供用于向用户显示的图形用户界面，该界面用于使打印作业能够发送到打印队列。队列是保持要发送到打印机的打印作业，而不限于多个路径中的特定路径。通过接口接收计算机向打印机发送第一个打印作业的命令。监视多个路径以识别多个路径中的可用路径。使第一个打印作业通过可用路径从队列发送到打印机。

43. 发明申请

US20120307106A1 Synchronized Exposures For An Image Capture System 审中-公开
标题翻译：图像捕获系统的同步曝光
公开(公告)号：US20120307106A1
公开(公告)日：2012-12-06
申请号：US13118964
申请日：2011-05-31
申请人： Kurt Eugene Spears , Kenneth K. Smith
发明人： Kurt Eugene Spears , Kenneth K. Smith
IPC分类号： H04N9/73
CPC分类号： H04N5/2357
摘要： An imaging system is disclosed. The imaging system has an image sensor and an illumination device. The imaging system captures two images, one with only ambient light, and the other with ambient light and light from the illumination device. The two images are synchronized such that the time between the start of the two image exposures is an integer multiple of at least one flicker period. The final image is created by subtracting the ambient only image from the other image.
摘要翻译：公开了一种成像系统。成像系统具有图像传感器和照明装置。成像系统捕获两个图像，一个仅具有环境光，另一个来自照明装置的环境光和光。两个图像被同步，使得两个图像曝光的开始之间的时间是至少一个闪烁周期的整数倍。最后的图像是通过从另一个图像中减去仅环境图像来创建的。

44. 发明申请

US20080180042A1 System and method for adaptive digital ramp current control 有权
标题翻译：自适应数字斜坡电流控制的系统和方法
公开(公告)号：US20080180042A1
公开(公告)日：2008-07-31
申请号：US11700458
申请日：2007-01-31
申请人： Kenneth K. Smith , Craig T. Johnson , Stuart Allman
发明人： Kenneth K. Smith , Craig T. Johnson , Stuart Allman
IPC分类号： H05B37/02
CPC分类号： H05B33/0818 , Y02B20/347
摘要： An adaptive digital ramp current control system comprises a digital current ramp controller configured to digitally ramp a current level supplied to at least one light emitting diode (LED) according to a predetermined ramp profile, the ramp profile comprising at least one intermediate current level step between a minimum current level and a maximum current level.
摘要翻译：自适应数字斜坡电流控制系统包括数字电流斜坡控制器，其被配置为根据预定的斜坡分布数字地斜坡提供给至少一个发光二极管（LED）的电流水平，所述斜坡分布包括至少一个中间电流水平步骤，最小电流电平和最大电流电平。

45. 发明授权

US06970387B2 System and method for determining the value of a memory element 有权
标题翻译：用于确定存储元件的值的系统和方法
公开(公告)号：US06970387B2
公开(公告)日：2005-11-29
申请号：US10662643
申请日：2003-09-15
申请人： Kenneth K. Smith , Richard L. Hilton , Corbin L. Champion
发明人： Kenneth K. Smith , Richard L. Hilton , Corbin L. Champion
IPC分类号： G11C11/15 , G11C11/14 , G11C29/50 , G11C16/04
CPC分类号： G11C29/028 , G11C11/14 , G11C11/16 , G11C29/50 , G11C2029/5006
摘要： A method for determining memory element values may include: selecting a column of interest containing a desired memory element, disabling the desired memory element, measuring a first current provided to the column of interest, adjusting measurement circuitry to compensate for skew introduced by undesired memory elements, enabling the desired memory elements, and measuring a second current provided to the column of interest.
摘要翻译：用于确定存储器元件值的方法可以包括：选择包含所需存储器元件的关注列，禁用期望的存储器元件，测量提供给感兴趣列的第一电流，调整测量电路以补偿由不期望的存储元件引入的偏移，使能期望的存储元件，以及测量提供给感兴趣的列的第二电流。

46. 发明授权

US06851018B2 Exchanging operation parameters between a data storage device and a controller 有权
标题翻译：在数据存储设备和控制器之间交换操作参数
公开(公告)号：US06851018B2
公开(公告)日：2005-02-01
申请号：US10107560
申请日：2002-03-27
申请人： Stewart R. Wyatt , Robin Alexis Takasugi , Kenneth K. Smith
发明人： Stewart R. Wyatt , Robin Alexis Takasugi , Kenneth K. Smith
IPC分类号： G11C7/10 , G06F12/00
CPC分类号： G11C7/1045
摘要： In a data storage and retrieval system, a method and system for exchanging operation parameters between a data storage device and a storage device controller is disclosed. A memory device within the data storage device comprises operation parameter registers, which store operation parameters that are indicative of environmental conditions and characteristics of the memory device itself. The operation parameter registers may be readable and writable. To initiate an exchange of operation parameters, the storage device controller sends a command code indicative of an operation parameter exchange command and designates an address in the operation parameter registers to which operation parameters are to be written or from which operation parameters are to be read.
摘要翻译：在数据存储和检索系统中，公开了一种用于在数据存储设备和存储设备控制器之间交换操作参数的方法和系统。数据存储设备内的存储器件包括操作参数寄存器，其存储指示存储器件本身的环境条件和特性的操作参数。操作参数寄存器可以是可读写的。为了启动操作参数的交换，存储装置控制器发送指示操作参数交换命令的命令代码，并指定操作参数寄存器中要写入操作参数的地址，或从哪个操作参数读取操作参数。

47. 发明授权

US06836429B2 MRAM having two write conductors 有权
标题翻译： MRAM有两个写导体
公开(公告)号：US06836429B2
公开(公告)日：2004-12-28
申请号：US10314114
申请日：2002-12-07
申请人： Kenneth K. Smith , Kenneth J. Eldredge
发明人： Kenneth K. Smith , Kenneth J. Eldredge
IPC分类号： G11C1100
CPC分类号： G11C5/063 , G11C11/16
摘要： A magnetic random-access memory (MRAM) cell according to an embodiment of the invention is disclosed that comprises a magnetic storage element having an easy axis and a hard axis, a write conductor positioned along one of the easy axis and the hard axis, and a write conductor positioned at a non-parallel and non-perpendicular angle to both of the easy axis and the hard axis.
摘要翻译：公开了根据本发明实施例的磁性随机存取存储器（MRAM）单元，其包括具有容易轴和硬轴的磁存储元件，沿着易轴和硬轴之一定位的写入导体，以及写入导体以易平滑轴和硬轴两个非平行且非垂直的角度定位。

48. 发明授权

US06625055B1 Multiple logical bits per memory cell in a memory device 失效
标题翻译：存储器件中每个存储单元的多个逻辑位
公开(公告)号：US06625055B1
公开(公告)日：2003-09-23
申请号：US10120113
申请日：2002-04-09
申请人： Kenneth K. Smith , Sarah M. Brandenberger , Darrel R. Bloomquist , Kenneth J. Eldredge , Andrew L. Van Brocklin , Peter J. Fricke
发明人： Kenneth K. Smith , Sarah M. Brandenberger , Darrel R. Bloomquist , Kenneth J. Eldredge , Andrew L. Van Brocklin , Peter J. Fricke
IPC分类号： G11C1100
CPC分类号： G11C11/5692
摘要： A read-only memory device is described having non-volatile memory cells that include a memory component connected between electrically conductive traces. A memory component is formed to include a resistor that indicates a resistance value when a potential is applied to a selected memory cell. The resistance value of a memory component in an individual memory cell corresponds to multiple logical bits. The resistance value of a memory component corresponding to a set of logical bits can be based on a thickness and/or an area of electrically resistive material that forms the memory component, and/or based on the geometric shape of the memory component, where different geometric shapes of the electrically resistive material have different resistance values that correspond to different sets of logical bits.
摘要翻译：描述了只读存储器件，其具有包括连接在导电迹线之间的存储器部件的非易失性存储器单元。存储器部件形成为包括当电位被施加到所选择的存储器单元时指示电阻值的电阻器。单个存储单元中的存储器组件的电阻值对应于多个逻辑位。对应于一组逻辑位的存储器组件的电阻值可以基于形成存储器组件的电阻材料的厚度和/或面积，和/或基于存储器组件的几何形状，其中不同电阻材料的几何形状具有不同的电阻值，其对应于不同的逻辑位组。

49. 发明授权

US6055610A Distributed memory multiprocessor computer system with directory based cache coherency with ambiguous mapping of cached data to main-memory locations 失效
标题翻译：分布式内存多处理器计算机系统，具有基于目录的缓存一致性，缓存数据与主内存位置的模糊映射
公开(公告)号：US6055610A
公开(公告)日：2000-04-25
申请号：US918209
申请日：1997-08-25
申请人： Kenneth K. Smith , Loren P. Staley , Sorin Iacobovici
发明人： Kenneth K. Smith , Loren P. Staley , Sorin Iacobovici
IPC分类号： G06F12/08 , G06F15/16 , G06F12/00
CPC分类号： G06F12/0824 , G06F12/082 , G06F2212/507
摘要： A distributed-memory multiprocessor system uses fast and main coherency directories to implement cache coherency. The main directory is stored with user data in main memory and includes sufficient information to determine which memory cells have cached copies of user data stored in main memory. In addition, the main directories specify the states of the cached data. The fast directories cache only some of the main-directory information for only a fraction of the main-memory locations at any given time. The fast directories are tagless in one mode and use partial tags in another mode. The fast-directory information is accessed concurrently with main-directory information in response to data requests. Directory information is retrieved first from the fast directory and is used to launch predictive recalls. Subsequently received main-directory information is used to validate or invalidate the predictive recalls. If invalidated, determined recalls are issued, and memory access times are the same as they would have been without the fast directory. If validated, the predictive recalls reduce data access times. To the extent that the predictive recalls are successful, overall system performance is improved.
摘要翻译：分布式存储器多处理器系统使用快速和主要的一致性目录来实现高速缓存一致性。主目录与主存储器中的用户数据一起存储，并且包括足够的信息以确定哪些存储器单元具有存储在主存储器中的用户数据的缓存副本。此外，主目录指定缓存数据的状态。在任何给定时间，快速目录仅缓存主存储器位置的一部分主目录信息。快速目录在一种模式下是无标签的，在其他模式下使用部分标签。响应于数据请求，快速目录信息与主目录信息同时访问。目录信息首先从快速目录中检索，并用于启动预测性调用。随后收到的主目录信息用于验证或使预测召回无效。如果无效，则发出确定的召回，并且内存访问时间与没有快速目录的内存访问时间相同。如果验证，预测性召回可以减少数据访问时间。在预测召回成功的情况下，整体系统性能得到改善。

50. 发明申请

US20130262314A1 ENCRYPTED PAYMENT IMAGE 审中-公开
标题翻译：加密付款图像
公开(公告)号：US20130262314A1
公开(公告)日：2013-10-03
申请号：US13434938
申请日：2012-03-30
申请人： David G. Butler , Kenneth K. Smith , Andrew Alegria
发明人： David G. Butler , Kenneth K. Smith , Andrew Alegria
IPC分类号： G06Q99/00 , H04L9/00
CPC分类号： G06Q30/04 , G06Q20/0453 , G06Q20/322 , G06Q20/3274 , G06Q20/3276 , G07G5/00 , H04L9/3234 , H04L9/3242 , H04L9/3247 , H04L2209/56 , H04L2209/80
摘要： Embodiments disclosed herein relate to an encrypted payment image. In one embodiment, a processor of a mobile computing device encrypts a binary version of an invoice image with a payment information encryption key. The processor may generate a payment image of the encrypted binary of the invoice image and display the payment image.
摘要翻译：本文公开的实施例涉及加密的支付图像。在一个实施例中，移动计算设备的处理器用支付信息加密密钥加密发票图像的二进制版本。处理器可以生成发票图像的加密二进制的付款图像并显示支付图像。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式