专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US07049704B2 Flip-chip package integrating optical and electrical devices and coupling to a waveguide on a board 失效
标题翻译：整合光学和电气设备并耦合到板上波导的倒装芯片封装
公开(公告)号：US07049704B2
公开(公告)日：2006-05-23
申请号：US10840017
申请日：2004-05-06
申请人： Kishore K. Chakravorty , Johanna Swan , Brandon C. Barnett , Joseph F. Ahadian , Thomas P. Thomas , Ian Young
发明人： Kishore K. Chakravorty , Johanna Swan , Brandon C. Barnett , Joseph F. Ahadian , Thomas P. Thomas , Ian Young
IPC分类号： H01L29/40
CPC分类号： G02B6/42 , G02B6/4206 , G02B6/4212 , G02B6/4214 , G02B6/4231 , G02B6/43 , H05K1/0274 , H05K3/3436 , H05K2201/10121 , H05K2201/10734
摘要： A package allowing both electrical and optical coupling between one or more integrated circuits and a printed circuit board (PCB) has an optical waveguide structure in addition to electrical connections. An optically active device is flip-chip bonded directly to an integrated circuit using solder bump technology. The optically active device has a lens directly attached to it to facilitate optical coupling to the optical waveguide. The integrated circuit is flip-chip bonded to a Ball Grid Array (BGA) package. The BGA package is bonded to the PCB using solder reflow technology.
摘要翻译：允许一个或多个集成电路和印刷电路板（PCB）之间的电和光耦合的封装除了电连接之外还具有光波导结构。使用焊料凸块技术将光学有源器件直接贴合到集成电路上。光学器件具有直接连接到其上的透镜，以便于光耦合到光波导。集成电路倒装芯片结合到球栅阵列（BGA）封装。使用焊锡回流技术将BGA封装结合到PCB。

42. 发明申请

US20060029112A1 Surface emitting laser with an integrated absorber 审中-公开
标题翻译：具有集成吸收体的表面发射激光器
公开(公告)号：US20060029112A1
公开(公告)日：2006-02-09
申请号：US10814050
申请日：2004-03-31
申请人： Ian Young , Ursula Keller , Heiko Unold , Rudiger Paschotta , Silke Schon
发明人： Ian Young , Ursula Keller , Heiko Unold , Rudiger Paschotta , Silke Schon
IPC分类号： H01S3/30
CPC分类号： G06F1/105 , H01S3/0092 , H01S3/0604 , H01S3/0615 , H01S3/0627 , H01S3/094084 , H01S3/1115 , H01S3/1118 , H01S5/024 , H01S5/041 , H01S5/0609 , H01S5/0657 , H01S5/141 , H01S5/18302 , H01S5/18308 , H01S5/18341 , H01S5/18358 , H01S5/18388 , H01S5/423
摘要： A surface emitting laser (SEL) with an integrated absorber. A lower mirror and an output coupler define a laser cavity of the SEL. A monolithic gain structure positioned in the laser cavity includes a gain region and an absorber, wherein a saturation fluence of the absorber is less than a saturation fluence of the gain region.
摘要翻译：具有集成吸收体的表面发射激光器（SEL）。下反射镜和输出耦合器限定SEL的激光腔。位于激光腔中的单片增益结构包括增益区和吸收体，其中吸收体的饱和能量密度小于增益区的饱和能量密度。

43. 发明授权

US06636976B1 Mechanism to control di/dt for a microprocessor 有权
标题翻译：控制微处理器的di / dt的机制
公开(公告)号：US06636976B1
公开(公告)日：2003-10-21
申请号：US09608748
申请日：2000-06-30
申请人： Edward T. Grochowski , David Sager , Vivek Tiwari , Ian Young , David J. Ayers
发明人： Edward T. Grochowski , David Sager , Vivek Tiwari , Ian Young , David J. Ayers
IPC分类号： G06F132
CPC分类号： G06F1/3237 , G06F1/28 , G06F1/3203 , Y02D10/128
摘要： The present invention provides a mechanism for adjusting the activity of an integrated digital circuit such as a processor to reduce voltage changes attributable to current changes triggered by clock gating. The processor includes one or more functional units and a current control circuit that monitors activity states of the processor's functional units to estimate the current consumed over n clock cycles. The current control circuit estimates the current change for a given clock cycle from the n activity states and compares the estimated current change with first and second thresholds. The processors activity is decreased if the estimated current change is greater than the first threshold, and the processor activity is decreased if the estimated current change is less than the second threshold.
摘要翻译：本发明提供一种用于调整诸如处理器的集成数字电路的活动性的机构，以减少归因于由时钟门控触发的电流变化的电压变化。处理器包括一个或多个功能单元和电流控制电路，其监视处理器的功能单元的活动状态以估计在n个时钟周期内消耗的电流。电流控制电路从n个活动状态估计给定时钟周期的电流变化，并将估计的电流变化与第一和第二阈值进行比较。如果估计的电流变化大于第一阈值，则处理器活动减小，并且如果估计的电流变化小于第二阈值，则处理器活动性降低。

44. 发明授权

US5280605A Clock speed limiter for microprocessor 失效
标题翻译：微处理器时钟限速器
公开(公告)号：US5280605A
公开(公告)日：1994-01-18
申请号：US988345
申请日：1992-12-09
申请人： Ian Young , Keng L. Wong
发明人： Ian Young , Keng L. Wong
IPC分类号： G06F1/08 , G06F1/04
CPC分类号： G06F1/08
摘要： A speed governor for a microprocessor which prevents the operation above a selected frequency. Three resistors in a bridge network are switched capacitor "resistors" controlled by the input clocking signal. The value of the fourth resistor of the bridge is selected through connections to bonding pads. The bridge through a comparator disrupts the microprocessor's operation. The bondings also permit selection of an oscillator range and phase gap in the internal clocking signals.
摘要翻译：用于微处理器的调速器，其防止在所选频率之上的操作。桥接网络中的三个电阻是由输入时钟信号控制的开关电容器“电阻”。通过连接到焊盘来选择桥的第四个电阻的值。通过比较器的桥断开微处理器的操作。这些键也允许选择内部时钟信号中的振荡器范围和相位差。

45. 发明授权

US5274337A Clock speed limiter for a microprocessor by comparing clock signal with a predetermined frequency 失效
标题翻译：通过将时钟信号与预定频率进行比较，微处理器的时钟限速器
公开(公告)号：US5274337A
公开(公告)日：1993-12-28
申请号：US978182
申请日：1992-11-17
申请人： Ian Young , Keng L. Wong
发明人： Ian Young , Keng L. Wong
IPC分类号： G06F1/08 , H03K9/06 , H03D3/00
CPC分类号： G06F1/08
摘要： A speed governor for a microprocessor which prevents the operation above a selected frequency. Three resistors in a bridge network are switched capacitor "resistors" controlled by the input clocking signal. The value of the fourth resistor of the bridge is selected through connections to bonding pads. The bridge through a comparator disrupts the microprocessor's operation. The bondings also permit selection of an oscillator range and phase gap in the internal clocking signals.
摘要翻译：用于微处理器的调速器，其防止在所选频率之上的操作。桥接网络中的三个电阻是由输入时钟信号控制的开关电容器“电阻”。通过连接到焊盘来选择桥的第四个电阻的值。通过比较器的桥断开微处理器的操作。这些绑定还允许选择内部时钟信号中的振荡器范围和相位差。

46. 发明授权

US4710647A Substrate bias generator including multivibrator having frequency independent of supply voltage 失效
标题翻译：基板偏置发生器，包括频率与电源电压无关的多谐振荡器
公开(公告)号：US4710647A
公开(公告)日：1987-12-01
申请号：US830469
申请日：1986-02-18
申请人： Ian Young
发明人： Ian Young
IPC分类号： H03L7/06 , G05F3/20 , G11C5/14 , H03K3/354 , H03L1/00 , G05F1/56
CPC分类号： G11C5/146 , G05F3/205 , H03K3/354 , H03L1/00
摘要： A CMOS charged pump circuit for biasing the N well of a memory array. The present invention utilizes a multivibrator oscillator coupled to a constant current source to provide a frequency output which is independent of the supply voltage. The multivibrator oscillator uses less power than prior art ring oscillators. Feedback through a comparator circuit is used to monitor the N well voltage so that the multivibrator oscillator and ultimately the charge pump may be duty cycled to further reduce power consumption.
摘要翻译：用于偏置存储器阵列的N阱的CMOS充电泵电路。本发明利用耦合到恒流源的多谐振荡器振荡器来提供与电源电压无关的频率输出。多谐振荡器振荡器使用比现有技术的环形振荡器更少的功率。通过比较器电路的反馈用于监测N阱电压，使得多谐振荡器振荡器和最终的电荷泵可以进行循环以进一步降低功耗。

47. 发明授权

US09281467B2 Spin hall effect memory 有权
标题翻译：旋转厅效果记忆
公开(公告)号：US09281467B2
公开(公告)日：2016-03-08
申请号：US13537541
申请日：2012-06-29
申请人： Sasikanth Manipatruni , Dmitri Nikonov , Ian Young
发明人： Sasikanth Manipatruni , Dmitri Nikonov , Ian Young
IPC分类号： H01L43/08 , H01L49/02 , H01L27/22 , G11C11/18
CPC分类号： H01L43/08 , G11C11/161 , G11C11/1655 , G11C11/1659 , G11C11/1673 , G11C11/1675 , G11C11/18 , H01L27/222 , H01L27/228 , H01L28/65
摘要： An embodiment of the invention includes a memory cell having a magnet layer coupled to a metal layer and read line. The metal layer is also coupled to write and sense lines. During a write operation charge current is supplied to the metal layer via the write line and induces spin current and a magnetic state within the magnet layer based on the spin Hall effect. During a read operation read current is supplied, via the read line, to the magnet layer and then the metal layer and induces another spin current, within the metal layer, that generates an electric field and voltage, based on inverse spin Hall effect, at a sense node coupled to the sense line. The voltage polarity is based on the aforementioned magnetic state. The memory operates with a low supply voltage to drive charge, read, and spin currents. Other embodiments are described herein.
摘要翻译：本发明的实施例包括具有耦合到金属层和读取线的磁体层的存储单元。金属层也耦合到写入和感测线。在写入操作期间，通过写入线将充电电流提供给金属层，并且基于旋转霍尔效应引起磁体层内的自旋电流和磁状态。在读取操作期间，读取电流通过读取线被提供给磁体层，然后被提供给金属层，并且在金属层内引起另一自旋电流，其基于反旋转霍尔效应产生电场和电压耦合到感测线的感测节点。电压极性基于上述磁状态。存储器以低电源电压运行，以驱动电荷，读数和自旋电流。本文描述了其它实施例。

48. 发明申请

US20100245731A1 INTEGRATED PHOTOVOLTAIC CELL FOR DISPLAY DEVICE 有权
标题翻译：用于显示器件的集成式光电池
公开(公告)号：US20100245731A1
公开(公告)日：2010-09-30
申请号：US12415849
申请日：2009-03-31
申请人： Benjie Limketkai , Ming Zhang , Ian Young
发明人： Benjie Limketkai , Ming Zhang , Ian Young
IPC分类号： G02F1/133 , G02F1/1335 , H01L31/0216 , H01L31/042
CPC分类号： H01L27/322 , G02B5/201 , G02B5/3025 , H01L27/288 , H01L27/30 , H01L27/3269 , H01M14/005
摘要： Embodiments of the present invention describe a photovoltaic cell integrated into a display device. The photovoltaic cell is designed with an absorption spectrum that does not include a range of wavelengths corresponding to a particular color of visible light. Besides having the capability to harvest light, the photovoltaic cell can also function as a color filter and a photodetector.
摘要翻译：本发明的实施例描述了集成到显示装置中的光伏电池。光伏电池被设计成具有不包括对应于可见光的特定颜色的波长范围的吸收光谱。除了能够收获光之外，光伏电池还可以用作滤色器和光电检测器。

49. 发明申请

US20090243660A1 Mutual charge cancelling sample-reset loop filter for phase locked loops 有权
标题翻译：用于锁相环的相互电荷消除采样复位环路滤波器
公开(公告)号：US20090243660A1
公开(公告)日：2009-10-01
申请号：US12079786
申请日：2008-03-28
申请人： Hyung-Jin Lee , Ian Young
发明人： Hyung-Jin Lee , Ian Young
IPC分类号： G06G7/18 , H03D13/00
CPC分类号： H03L7/0893 , H03L7/093 , H03L7/18
摘要： In general, in one aspect, an apparatus includes a phase frequency detector, a charge pump, a voltage controlled oscillator, an integral capacitor to maintain an integral charge and provide an integral voltage, and a mutual-charge canceling sample reset (MCSR) capacitor to maintain a proportional charge and provide a proportional voltage each reference clock cycle. The MCSR includes a first proportional capacitor, a second proportional capacitor in parallel to, and having substantially identical capacitance value as, the first proportional capacitor, a first set of switches to provide direct coupling of the first and second proportional capacitors, and a second set of switches to provide cross coupling of the first and second proportional capacitors. The first and second set of switches alternatively turn on and off every reference clock cycle so that set of switches coupling the first and second proportional capacitors alternates every reference clock cycle.
摘要翻译：通常，在一个方面，一种装置包括相位频率检测器，电荷泵，压控振荡器，用于保持积分电荷并提供积分电压的积分电容器，以及互电容取样器复位（MCSR）电容器保持比例电荷并提供比例电压每个参考时钟周期。 MCSR包括与第一比例电容器并联并且具有与第一比例电容器基本相同的电容值的第一比例电容器，第二比例电容器，提供第一和第二比例电容器的直接耦合的第一组开关，以及第二组的开关以提供第一和第二比例电容器的交叉耦合。第一组和第二组开关交替地接通和关断每个参考时钟周期，使得耦合第一和第二比例电容器的开关组在每个参考时钟周期交替。

50. 发明授权

US07583151B2 VCO amplitude control 有权
标题翻译： VCO振幅控制
公开(公告)号：US07583151B2
公开(公告)日：2009-09-01
申请号：US11701303
申请日：2007-01-31
申请人： Yongping Fan , Ian Young
发明人： Yongping Fan , Ian Young
IPC分类号： H03L5/00 , H03B5/08
CPC分类号： H03L5/00 , H03L7/099 , H03L2207/06
摘要： Disclosed are circuits and methods to control the amplitude of a signal generated by a VCO.
摘要翻译：公开了用于控制由VCO产生的信号的幅度的电路和方法。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式