会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明申请
    • METHOD FOR SELECTING AND ADJUSTING SCANNER ILLUMINANT
    • 选择和调整扫描仪照明器的方法
    • US20100134856A1
    • 2010-06-03
    • US12696232
    • 2010-01-29
    • Chun-Jen Chen
    • Chun-Jen Chen
    • H04N1/04
    • H04N1/00885H04N1/00901H04N1/00904
    • A scanner includes a first illuminant device having a first power associated therewith, and a second illuminant device having a second power associated therewith. The first power is greater than the second power, and each of the first illuminant device and the second illuminant device is configured to selectively scan a document. The scanner is configured to select one of the first illuminant device and the second illuminant device based, at least in part on, a level of power supplied to the scanner via a power source, and perform a single scan of the document using only the selected one of the first illuminant device and the second illuminant device.
    • 扫描仪包括具有与其相关联的第一功率的第一光源装置和具有与其相关联的第二功率的第二光源装置。 第一功率大于第二功率,并且第一光源装置和第二光源装置中的每一个被配置为选择性地扫描文件。 扫描器被配置为至少部分地基于通过电源提供给扫描仪的电力水平来选择第一照明装置和第二照明装置中的一个,并且仅使用所选择的文件执行对文件的单次扫描 第一光源装置和第二光源装置之一。
    • 43. 发明授权
    • Method and system for promoting scanning speed
    • 促进扫描速度的方法和系统
    • US07420715B2
    • 2008-09-02
    • US10011711
    • 2001-12-11
    • Chun-Jen ChenKuo-Jeng Wang
    • Chun-Jen ChenKuo-Jeng Wang
    • H04N1/04
    • H04N1/00241H04N1/00236H04N1/32358H04N2201/0015H04N2201/0049H04N2201/0462
    • In accordance with the present invention, a method and a system for promoting scanning speed are provided. The method comprises steps of determining a transmission rate of a transit interface, adjusting system clock responsive to the transmission rate of the transit interface to change a data generated rate, and scanning an original to generate data at the rate controlled by the system clock. The key aspect of the present invention is by adjusting system clock to change the data generated rate corresponding to the transmission rate of the transit interface. Therefore, in response to the transmission rate of the transit interface, the system clock is adjusted to produce the data at a rate that can reduce the possibility of memory buffer full leading to the reduction in the time wasting on start-stop processes and therefore promote the scanning speed without requiring the increase in size of a memory buffer.
    • 根据本发明,提供了一种用于促进扫描速度的方法和系统。 该方法包括以下步骤:确定传输接口的传输速率,响应于传输接口的传输速率调整系统时钟以改变数据产生速率,以及扫描原件以由系统时钟控制的速率生成数据。 本发明的关键方面是通过调整系统时钟来改变与传输接口的传输速率相对应的数据产生速率。 因此,响应于传输接口的传输速率,系统时钟被调整以产生数据,其速率可以降低存储缓冲器的可能性,从而导致在启动停止处理上浪费的时间减少,从而促进 扫描速度,而不需要增加存储器缓冲器的大小。
    • 47. 发明申请
    • TIMING CALIBRATION CIRCUIT FOR TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTER AND ASSOCIATED METHOD
    • 时间校正模拟数字转换器及相关方法的时序校准电路
    • US20130241755A1
    • 2013-09-19
    • US13596744
    • 2012-08-28
    • Chun-Jen ChenTsung-Heng TsaiTzu-Yi Tang
    • Chun-Jen ChenTsung-Heng TsaiTzu-Yi Tang
    • H03M1/10
    • H03M1/1009H03M1/1215
    • A timing calibration circuit for a time-interleaved analog-to-digital converter (ADC) is provided. The timing calibration circuit includes a correlation unit, an adaptive filter and a delay cell. The correlation unit generates a first correlation coefficient according to a first zero-crossing possibility distribution between a first digital data and a second digital data, and generates a second correlation coefficient according to a second zero-crossing possibility distribution between the second digital data and a third digital data. The adaptive filter generates a predicted time skew according to a difference between the first correlation coefficient and the second correlation coefficient. The delay cell calibrates a clock signal of the ADC according to the predicted time skew.
    • 提供了一种用于时间交织的模数转换器(ADC)的定时校准电路。 定时校准电路包括相关单元,自适应滤波器和延迟单元。 相关单元根据第一数字数据和第二数字数据之间的第一过零可能性分布产生第一相关系数,并且根据第二数字数据和第二数字数据之间的第二过零可能性分布产生第二相关系数 第三个数字数据。 自适应滤波器根据第一相关系数和第二相关系数之间的差产生预测的时间偏差。 延迟单元根据预测的时间偏差来校准ADC的时钟信号。
    • 50. 发明授权
    • Electronic device and simulation method for checking printed circuit board power loss
    • 用于检查印刷电路板功率损耗的电子设备和仿真方法
    • US08464201B2
    • 2013-06-11
    • US13441849
    • 2012-04-07
    • Tsung-Sheng HuangChun-Jen ChenDuen-Yi HoWei-Chieh ChouShin-Ting Yen
    • Tsung-Sheng HuangChun-Jen ChenDuen-Yi HoWei-Chieh ChouShin-Ting Yen
    • G06F17/50G06G7/62
    • G06F17/5036G06F2217/78
    • An electronic device reads a layout file of a printed circuit board (PCB) to be manufactured from a storage device, obtains length information and section area information of copper cladding distributed on power source areas and ground trace areas in each of one or more layers of the PCB to be manufactured by analyzing the layout file, and calculates power loss in each of the one or more layers according to the length information, the section area information, a resistance value of the copper cladding, and preset parameters of a power supply module and an integrated circuit (IC) load to be located on the PCB. In response to a determination that the power loss in the layer exceeds a preset range, the electronic device indicates the locations of the power source areas and the ground trace areas of a layer in the PCB layout file which need to be redesigned.
    • 电子设备读取要从存储装置制造的印刷电路板(PCB)的布局文件,获得在一个或多个层中的每一个中的电源区域和地面迹线区域上分布的铜包层的长度信息和截面面积信息 通过分析布局文件来制造PCB,并且根据长度信息,截面面积信息,铜包层的电阻值和电源模块的预设参数来计算一个或多个层中的每一个中的功率损耗 以及位于PCB上的集成电路(IC)负载。 响应于层中的功率损耗超过预设范围的确定,电子设备指示需要重新设计的PCB布局文件中的层的电源区域和地面迹线区域的位置。