专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明授权

US08175535B2 Active cancellation of transmitter leakage in a wireless transceiver 有权
标题翻译：在无线收发器中主动消除发射机泄漏
公开(公告)号：US08175535B2
公开(公告)日：2012-05-08
申请号：US12038487
申请日：2008-02-27
申请人： Fenghao Mu
发明人： Fenghao Mu
IPC分类号： H04B1/00 , H04B17/00 , H04B1/10
CPC分类号： H04B1/525 , H03F1/02 , H03F3/24 , H04B1/123 , H04B1/126 , H04B2001/045
摘要： Active transmitter leakage cancellation techniques are disclosed, for reducing transmitter leakage in a frequency-duplexing radio transceiver. Reducing transmitter leakage to the receiver path of a duplex transceiver eases the linearity requirements for low-noise amplifier and mixer circuits, potentially reducing transceiver cost as well as complexity. In an exemplary method, a radio-frequency (RF) cancellation signal is generated from a transmitter signal, and the RF cancellation signal is combined with a received RF signal to obtain a combined RF signal comprising a residual transmitter leakage component. The residual transmitter leakage component of the combined RF signal is converted, using, e.g., a frequency mixer, to obtain a down-converted signal at baseband or at an intermediate frequency. A magnitude of the residual transmitter leakage component is detected from the down-converted signal, and used to adjust the phase or amplitude of the RF cancellation signal, or both, to reduce the residual transmitter leakage component.
摘要翻译：公开了主动发射机泄漏消除技术，用于减少频率双工无线电收发器中的发射机泄漏。将发射机泄漏减少到双工收发器的接收器路径可以降低低噪声放大器和混频器电路的线性要求，有可能降低收发器成本以及复杂性。在示例性方法中，从发射机信号产生射频（RF）消除信号，并且将RF消除信号与接收的RF信号组合以获得包括残余发射机泄漏分量的组合RF信号。组合的RF信号的残余发射机泄漏分量使用例如混频器进行转换，以在基带或中频获得下变频信号。从下变频信号中检测残留发射机泄漏分量的大小，并用于调整RF消除信号或两者的相位或幅度，以减少残余发射机泄漏分量。

42. 发明授权

US08130053B2 Tank tuning for band pass filter used in radio communications 有权
标题翻译：用于无线电通信中的带通滤波器的槽调谐
公开(公告)号：US08130053B2
公开(公告)日：2012-03-06
申请号：US12417446
申请日：2009-04-02
申请人： Fenghao Mu
发明人： Fenghao Mu
IPC分类号： H03G11/04 , H03H11/00
CPC分类号： H03J3/20 , H03J2200/10 , H04B1/18
摘要： A tuning method and circuit for an LC tank resonant circuit, including an inductor and a variable capacitor, are described. In a tuning mode, an RF input signal is applied to an input port of the circuit, and the RF output signal is monitored as a variable capacitor control input is varied. A peak output is detected, and the corresponding variable capacitor control input is stored, and applied to the variable capacitor in an operating mode. In one embodiment, the variable capacitor control input is adjusted for delay in the peak detection process. In one embodiment, the variable capacitor comprises a coarse capacitor and a fine capacitor; the tuning procedure is repeated for each capacitor; and both coarse and fine variable capacitor control inputs are stored and applied to the respective capacitors in operating mode.
摘要翻译：描述了包括电感器和可变电容器的用于LC箱谐振电路的调谐方法和电路。在调谐模式中，RF输入信号被施加到电路的输入端口，并且随着可变电容器控制输入的变化，RF输出信号被监视。检测到峰值输出，并存储相应的可变电容器控制输入，并以工作模式将其施加到可变电容器。在一个实施例中，针对峰值检测处理中的延迟来调节可变电容器控制输入。在一个实施例中，可变电容器包括粗电容器和精细电容器; 每个电容重复调谐过程; 并且粗调和微调可变电容器控制输入都以操作模式存储并施加到相应的电容器。

43. 发明授权

US08099070B2 Passive mixer and four phase clocking method and apparatus 有权
标题翻译：无源混频器和四相时钟方法及装置
公开(公告)号：US08099070B2
公开(公告)日：2012-01-17
申请号：US12108239
申请日：2008-04-23
申请人： Fenghao Mu , Fredrik Tillman
发明人： Fenghao Mu , Fredrik Tillman
IPC分类号： H04B1/16
CPC分类号： H03D7/166 , H03D7/1441 , H03D7/1458 , H03D7/1466 , H03D7/163 , H03D7/165 , H03D2200/0043 , H03D2200/0084 , H03D2200/0088 , H03D2200/009
摘要： According to one embodiment, a radio frequency receiver includes a quadrature mixer for converting radio frequency signals to baseband signals or intermediate frequency signals. The quadrature mixer includes an in-phase passive mixer and a quadrature-phase passive mixer. Each passive mixer includes a mixer core having a plurality of mixer input switch transistors and a plurality of output switch transistors connected to the mixer input switch transistors. Clock circuitry generates a first set of clock signals and a second set of clock signals. The first set of clock signals has a frequency twice that of the second set of clock signals. The first set of clock signals is arranged to drive the mixer input switch transistors and the second set of clock signals is arranged to drive the output switch transistors.
摘要翻译：根据一个实施例，射频接收机包括用于将射频信号转换成基带信号或中频信号的正交混频器。正交混频器包括同相无源混频器和正交相位无源混频器。每个无源混频器包括具有多个混频器输入开关晶体管的混频器核心和连接到混频器输入开关晶体管的多个输出开关晶体管。时钟电路产生第一组时钟信号和第二组时钟信号。第一组时钟信号的频率是第二组时钟信号的两倍。第一组时钟信号被布置成驱动混频器输入开关晶体管，并且第二组时钟信号被布置成驱动输出开关晶体管。

44. 发明申请

US20100081408A1 Re-Configurable Passive Mixer for Wireless Receivers 有权
标题翻译：无线接收机的可重构无源混频器
公开(公告)号：US20100081408A1
公开(公告)日：2010-04-01
申请号：US12243232
申请日：2008-10-01
申请人： Fenghao Mu , Fredrik Tillman
发明人： Fenghao Mu , Fredrik Tillman
IPC分类号： H04B1/26
CPC分类号： H03D7/1441 , H03D7/1458 , H03D7/1466 , H03D7/165 , H03D2200/0023 , H03D2200/0043 , H03D2200/0084 , H03D2200/0088
摘要： A configurable passive mixer is described herein. According to one exemplary embodiment, the passive mixer comprises a clock generator, a controller, and a plurality of passive mixer cores connected in parallel. The clock generator comprises a local oscillator drive unit for each passive mixer core. The controller varies an effective transistor size of the passive mixer by separately configuring each of the passive mixer cores to enable/disable each passive mixer core. For example, the controller may selectively enable one or more of the passive mixer cores to vary the effective transistor width of the passive mixer. As the performance requirements and/or the operating communication standard change, the controller may re-configure each passive mixer core.
摘要翻译：这里描述了可配置的无源混频器。根据一个示例性实施例，无源混频器包括时钟发生器，控制器和并联连接的多个无源混频器核心。时钟发生器包括用于每个无源混频器核心的本地振荡器驱动单元。控制器通过分别配置每个无源混频器内核来实现/禁用每个无源混频器内核，从而改变无源混频器的有效晶体管尺寸。例如，控制器可以选择性地使一个或多个无源混频器内核改变无源混频器的有效晶体管宽度。随着性能要求和/或操作通信标准的改变，控制器可以重新配置每个无源混频器核心。

45. 发明授权

US07599675B2 Method and apparatus for receiving radio frequency signals 有权
标题翻译：用于接收射频信号的方法和装置
公开(公告)号：US07599675B2
公开(公告)日：2009-10-06
申请号：US11609399
申请日：2006-12-12
申请人： Fenghao Mu , Andreas T. Mårtensson , Magnus Nilsson
发明人： Fenghao Mu , Andreas T. Mårtensson , Magnus Nilsson
IPC分类号： H04B1/06
CPC分类号： H04B1/18 , H03D7/1441 , H03D7/1458 , H03D7/1466 , H03D7/1483 , H03D7/165 , H03D7/166 , H03D2200/0023 , H03D2200/0025 , H03D2200/0043 , H03D2200/0088 , H03D2200/009
摘要： A frequency conversion receiver comprises a passive mixer, a Low-Noise Amplifier (LNA) and a balun. The low-noise amplifier generates an amplified single-ended signal responsive to a single-ended receiver input signal. The passive mixer generates a mixer output signal responsive to a differential mixer input signal and a four-phase local oscillator signal. The balun transforms the amplified singled-ended signal into the differential mixer input signal, the balun having a first winding coupled to an output of the low-noise amplifier and a second winding coupled to an input of the passive mixer, the second winding having more turns than the first winding. The turn ratio of the second winding to the first winding provides gain compensation to the low-noise amplifier, and in conjunction with the low-noise amplifier and the passive mixer, provides a desired gain to the receiver and linearity over a dynamic range of the receiver input signal.
摘要翻译：变频接收机包括无源混频器，低噪声放大器（LNA）和平衡 - 不平衡转换器。低噪声放大器响应于单端接收机输入信号产生放大的单端信号。无源混频器响应差分混频器输入信号和四相本地振荡器信号产生混频器输出信号。平衡不平衡变压器将放大的单端信号变换成差分混频器输入信号，平衡 - 不平衡转换器具有耦合到低噪声放大器的输出的第一绕组和耦合到无源混频器的输入的第二绕组，第二绕组具有更多比第一个绕组转。第二绕组与第一绕组的匝数比向低噪声放大器提供增益补偿，并且与低噪声放大器和无源混频器一起为接收器提供期望的增益，并且在动态范围内的线性度接收机输入信号。

46. 发明授权

US06604203B1 Arrangement and method for self-synchronization data to a local clock 失效
标题翻译：将数据自身同步到本地时钟的方法和方法
公开(公告)号：US06604203B1
公开(公告)日：2003-08-05
申请号：US09394376
申请日：1999-09-10
申请人： Fenghao Mu , Christer Svensson
发明人： Fenghao Mu , Christer Svensson
IPC分类号： H04L710
CPC分类号： H04L7/0083 , H04L7/0338
摘要： An arrangement and a method for synchronizing data to a local clock. The invention incorporates a self-tested self-synchronous two-phase input port, wherein a line or an element of parallel data is tested for data read failure using two different phases or edges of the local clock. If a data read failure is detected using one phase, the other of the two phases is selected for reading the data. The arrangement includes a data read device for reading parallel elements of the data stream using one of two different phases or edges of the local clock, a data read error detecting device arranged to sample at least one element of the data stream using the two different phases or edges of the local clock, and a decision making device.
摘要翻译：一种用于将数据同步到本地时钟的装置和方法。本发明结合了自测试的自同步两相输入端口，其中使用本地时钟的两个不同相位或边缘来测试并行数据的线路或元件的数据读取故障。如果使用一个相位检测到数据读取失败，则选择两个相位中的另一个用于读取数据。该装置包括用于使用本地时钟的两个不同相位或边缘中的一个来读取数据流的并行元件的数据读取装置，数据读取错误检测装置，被布置为使用两个不同的相位对数据流的至少一个元素进行采样或本地时钟的边缘，以及决策设备。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式