会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 36. 发明授权
    • USB-attached-SCSI flash-memory system with additional command, status, and control pipes to a smart-storage switch
    • USB连接的SCSI闪存系统,带有智能存储交换机的附加命令,状态和控制管道
    • US08180931B2
    • 2012-05-15
    • US12651334
    • 2009-12-31
    • Charles C. LeeFrank YuAbraham C. Ma
    • Charles C. LeeFrank YuAbraham C. Ma
    • G06F3/00G06F5/00
    • G06F3/0661G06F3/0613G06F3/0688G11C11/5678G11C13/0004G11C16/102G11C2216/30
    • An electronic flash-memory card has additional pipes for commands and status messages so that data pipes are not clogged with commands and status messages, allowing for a higher data throughput. The command and status pipes are activated when a UAS/BOT detector detects that a host is using a USB-Attached-SCSI (UAS) mode rather than a Bulk-Only-Transfer (BOT) mode. The host can send additional commands and data without waiting for completion of a prior command when operating in UAS mode but not while operating in BOT mode. A command queue (CQ) in the device re-orders commands for accessing flash memory and merges data in a RAM buffer. Smaller 1 KB USB packets in the data pipes are merged into larger 8 KB payloads in the RAM buffer, allowing for more efficient flash access.
    • 电子闪存卡具有用于命令和状态消息的附加管道,使得数据管道不被命令和状态消息阻塞,从而允许更高的数据吞吐量。 当UAS / BOT检测器检测到主机正在使用USB-Attached-SCSI(UAS)模式而不是Bulk-Only-Transfer(BOT)模式时,命令和状态管道将被激活。 主机可以发送附加的命令和数据,而不必在UAS模式下操作时等待先前的命令完成,而不能在BOT模式下运行。 设备中的命令队列(CQ)重新命令用于访问闪存的命令,并将数据合并到RAM缓冲区中。 数据管道中较小的1 KB USB数据包被合并到RAM缓冲区中的较大的8 KB有效载荷中,从而实现更高效的闪存访问。
    • 38. 发明授权
    • Swappable sets of partial-mapping tables in a flash-memory system with a command queue for combining flash writes
    • 具有用于组合闪存写入的命令队列的闪存系统中的可转换的部分映射表
    • US08112574B2
    • 2012-02-07
    • US12347306
    • 2008-12-31
    • Charles C. LeeFrank YuAbraham C. Ma
    • Charles C. LeeFrank YuAbraham C. Ma
    • G06F12/10
    • G06F12/0246G06F2212/7201G06F2212/7203G11C16/102G11C2216/30
    • A flash controller has a flash interface accessing physical blocks of multi-level-cell (MLC) flash memory. An Extended Universal-Serial-Bus (EUSB) interface loads host commands into a command queue where writes are re-ordered and combined to reduce flash writes. A partial logical-to-physical L2P mapping table in a RAM has entries for only 1 of N sets of L2P mapping tables. The other N−1 sets are stored in flash memory and fetched into the RAM when a L2P table miss occurs. The RAM required for mapping is greatly reduced. A data buffer stores one page of host write data. Sector writes are merged using the data buffer. The data buffer is flushed to flash when a different page is written, while the partial logical-to-physical mapping table is flushed to flash when a L2P table miss occurs, when the host address is to a different one of the N sets of L2P mapping tables.
    • 闪存控制器具有访问多电平单元(MLC)闪存的物理块的闪存接口。 扩展通用串行总线(EUSB)接口将主机命令加载到命令队列中,其中写入被重新排序并组合以减少闪存写入。 RAM中的部分逻辑到物理L2P映射表仅具有N组L2P映射表中的1个的条目。 其他N-1组存储在闪存中,并在发生L2P表错误时被提取到RAM中。 映射所需的RAM大大降低。 数据缓冲器存储一页主机写入数据。 扇区写入使用数据缓冲区进行合并。 当写入不同的页面时,数据缓冲区被刷新闪存,而当L2P表错过发生时,部分逻辑到物理映射表被刷新为闪存,当主机地址是N组的L2P中的不同的一个 映射表。