会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 39. 发明专利
    • FR2337464A1
    • 1977-07-29
    • FR7636402
    • 1976-11-29
    • IBM
    • HENLE ROBERT AHO IRVING T
    • H03F3/345H03F3/34H03K5/02H03K17/04H03K17/60H03K17/687H03K19/00H03K19/0175H03K19/0185H03K19/08H03K19/0944G11C5/00
    • An intermediate driver circuit comprising at least five stages which are cascaded between a signal driver, such as a logic circuit on an LSI chip, and a high capacity load driver, such as a driver for long off chip interconnection lines, wherein the total delay in the signal source caused by great disparity between the capacitance of the signal driver and the load driver is minimized. The delay is minimized by use of a cascaded series of n-intermediate drivers where n=1nM, AND WHERE THE CAPACITANCE OF ANY INTERMEDIATE STAGE IS CP = 2ROOT C(P-1) . C(P+1). Use of these parameters in the design of intermediate stages, each having a capacitance designed in accordance with the foregoing equations has been found to be useful in connection with amplifiers having five or more intermediate stages, and wherein the ratio of capacitance of the load circuit to the capacitance of the driver circuit is greater than about one hundred to one. The utility of these design parameters in instances where the ratio of capacitance is greater than a thousand to one, and the number of intermediate stages is ten or greater is particularly apparent.