专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US07436479B2 Thin film panel for preventing stitch defect 有权
标题翻译：用于防止针迹缺陷的薄膜面板
公开(公告)号：US07436479B2
公开(公告)日：2008-10-14
申请号：US11747719
申请日：2007-05-11
申请人： Myung-Jae Park , Young-Joon Rhee , Hyeong-Jun Park , Hyang-Shik Kong
发明人： Myung-Jae Park , Young-Joon Rhee , Hyeong-Jun Park , Hyang-Shik Kong
IPC分类号： G02F1/1343
CPC分类号： G02F1/136286 , G02F1/133707 , G02F2001/13625
摘要： A thin film panel is provided, which includes: a substrate; a first signal line formed on the substrate; a second signal line that intersects the first signal line and includes first and second portions being substantially rectilinear and disposed on different straight lines and a connection connected to the first and the second portions; and first and second pixel electrodes disposed adjacent to the second signal line and overlapping the first and the second portions of the second signal line, respectively.
摘要翻译：提供薄膜面板，其包括：基板; 形成在所述基板上的第一信号线; 第二信号线与第一信号线相交并且包括基本上直线的第一和第二部分，并且设置在不同的直线上，以及连接到第一和第二部分的连接; 以及与第二信号线相邻设置并与第二信号线的第一和第二部分重叠的第一和第二像素电极。

32. 发明授权

US07289171B2 Thin film transistor array panel for liquid crystal display having pixel electrode 有权
标题翻译：具有像素电极的液晶显示器的薄膜晶体管阵列面板
公开(公告)号：US07289171B2
公开(公告)日：2007-10-30
申请号：US11551450
申请日：2006-10-20
申请人： Dong-Gyu Kim , Hyang-Shik Kong , Jang-Soo Kim
发明人： Dong-Gyu Kim , Hyang-Shik Kong , Jang-Soo Kim
IPC分类号： G02F1/136 , G02F1/1343
CPC分类号： G02F1/136213 , G02F1/1337 , G02F1/133784 , G02F1/134336 , G02F1/136227 , G02F2201/123
摘要： A TFT array panel includes an insulating substrate, a gate line and a storage electrode line formed thereon. The gate line and the storage electrode line are covered with a gate insulating layer, and a semiconductor island is formed on the gate insulating layer. A pair of ohmic contacts are formed on the semiconductor island, and a data line and a drain electrode are formed thereon. The data line and the drain electrode are covered with a passivation layer having a contact hole exposing the drain electrode. A pixel electrode is formed on the passivation layer and connected to the drain electrode through the contact hole. The TFT array panel is covered with an alignment layer rubbed approximately in a direction from the upper left corner to the lower right corner of the TFT array panel or the pixel electrodes. The pixel electrode has approximately a rectangular shape and overlaps the gate line and the data line. The pixel electrode has an expansion located near the upper left corner of the pixel electrode to increase the width of the corresponding overlapping area between the pixel electrode and the gate line and/or the data line.
摘要翻译： TFT阵列面板包括绝缘基板，栅极线和形成在其上的存储电极线。栅极线和存储电极线被栅极绝缘层覆盖，并且在栅极绝缘层上形成半导体岛。在半导体岛上形成一对欧姆接触，在其上形成数据线和漏电极。数据线和漏电极被具有暴露漏电极的接触孔的钝化层覆盖。像素电极形成在钝化层上，并通过接触孔与漏电极连接。 TFT阵列面板被大致沿着从TFT阵列板的左上角到右下角或像素电极的方向摩擦的取向膜覆盖。像素电极具有大致矩形形状并且与栅极线和数据线重叠。像素电极具有位于像素电极的左上角附近的扩展部，以增加像素电极与栅极线和/或数据线之间的对应重叠区域的宽度。

33. 发明申请

US20070134858A1 Thin Film Transistor Array Panel and Manufacturing Method Thereof 有权
标题翻译：薄膜晶体管阵列面板及其制造方法
公开(公告)号：US20070134858A1
公开(公告)日：2007-06-14
申请号：US11674457
申请日：2007-02-13
申请人： Hye-Young Ryu , Young-Hoon Yoo , Jang-Soo Kim , Sung-Man Kim , Kyung-Wook Kim , Hyang-Shik Kong , Young-Goo Song
发明人： Hye-Young Ryu , Young-Hoon Yoo , Jang-Soo Kim , Sung-Man Kim , Kyung-Wook Kim , Hyang-Shik Kong , Young-Goo Song
IPC分类号： H01L21/84
CPC分类号： G02F1/136227 , G02F2001/136236 , H01L27/1244 , H01L27/1248
摘要： A thin film transistor array panel is provided, which includes: a gate line, a gate insulating layer, and a semiconductor layer sequentially formed on a substrate; a data line and a drain electrode formed at least on the semiconductor layer; a first passivation layer formed on the data line and the drain electrode and having a first contact hole exposing the drain electrode at least in part; a second passivation layer formed on the first passivation layer and having a second contact hole that is disposed on the first contact hole and has a first bottom edge placed outside the first contact hole and a second bottom edge placed inside the first contact hole; and a pixel electrode formed on the second passivation layer and connected to the drain electrode through the first and the second contact holes.
摘要翻译：提供薄膜晶体管阵列面板，其包括：顺序地形成在基板上的栅极线，栅极绝缘层和半导体层; 至少形成在所述半导体层上的数据线和漏电极; 形成在所述数据线和所述漏电极上的第一钝化层，并且具有至少部分地暴露所述漏电极的第一接触孔; 第二钝化层，其形成在所述第一钝化层上，并且具有设置在所述第一接触孔上并具有放置在所述第一接触孔外部的第一底部边缘的第二接触孔和放置在所述第一接触孔内部的第二底部边缘; 以及形成在所述第二钝化层上并通过所述第一和第二接触孔连接到所述漏电极的像素电极。

34. 发明申请

US20050110019A1 Thin film transistor array panel and manufacturing method thereof 有权
标题翻译：薄膜晶体管阵列面板及其制造方法
公开(公告)号：US20050110019A1
公开(公告)日：2005-05-26
申请号：US10915958
申请日：2004-08-11
申请人： Hye-Young Ryu , Young-Hoon Yoo , Jang-Soo Kim , Sung-Man Kim , Kyung-Wook Kim , Hyang-Shik Kong , Young-Goo Song
发明人： Hye-Young Ryu , Young-Hoon Yoo , Jang-Soo Kim , Sung-Man Kim , Kyung-Wook Kim , Hyang-Shik Kong , Young-Goo Song
IPC分类号： H01L21/77 , H01L21/84 , H01L27/12 , H01L29/04
CPC分类号： G02F1/136227 , G02F2001/136236 , H01L27/1244 , H01L27/1248
摘要： A thin film transistor array panel is provided, which includes: a gate line, a gate insulating layer, and a semiconductor layer sequentially formed on a substrate; a data line and a drain electrode formed at least on the semiconductor layer; a first passivation layer formed on the data line and the drain electrode and having a first contact hole exposing the drain electrode at least in part; a second passivation layer formed on the first passivation layer and having a second contact hole that is disposed on the first contact hole and has a first bottom edge placed outside the first contact hole and a second bottom edge placed inside the first contact hole; and a pixel electrode formed on the second passivation layer and connected to the drain electrode through the first and the second contact holes.
摘要翻译：提供薄膜晶体管阵列面板，其包括：顺序地形成在基板上的栅极线，栅极绝缘层和半导体层; 至少形成在所述半导体层上的数据线和漏电极; 形成在所述数据线和所述漏电极上的第一钝化层，并且具有至少部分地暴露所述漏电极的第一接触孔; 第二钝化层，其形成在所述第一钝化层上，并且具有设置在所述第一接触孔上并具有放置在所述第一接触孔外部的第一底部边缘的第二接触孔和放置在所述第一接触孔内部的第二底部边缘; 以及形成在所述第二钝化层上并通过所述第一和第二接触孔连接到所述漏电极的像素电极。

35. 发明申请

US20050012873A1 Array substrate, method of manufacturing the same and display apparatus having the same 有权
标题翻译：阵列基板及其制造方法以及具有该基板的显示装置
公开(公告)号：US20050012873A1
公开(公告)日：2005-01-20
申请号：US10886530
申请日：2004-07-09
申请人： Myung-Jae Park , Hyang-Shik Kong
发明人： Myung-Jae Park , Hyang-Shik Kong
IPC分类号： G02F1/133 , G02F1/1362 , G09G3/20 , G02F1/136
CPC分类号： G02F1/13454 , G09G3/20 , G09G2300/0408 , G09G2310/0267 , G09G2310/0275 , G09G2330/08
摘要： A first wiring is formed on an array substrate, such that the first wiring has a first protrusion. A second wiring is formed on a different layer from that of the first wiring, such that a portion of the second wiring overlaps with the first protrusion. A protection layer that covers the first and second wirings is formed, such that the protection layer has first and second contact holes that expose the first and second wirings, respectively. Then, a third wiring that electrically connects the first wiring to the second wiring through the first and second contact holes is formed. When electrical connection between the first and second wirings is abnormal, a laser beam is irradiated toward the first protrusion, so that the electrical connection may be repaired.
摘要翻译：在阵列基板上形成第一布线，使得第一布线具有第一突起。第二布线形成在与第一布线不同的层上，使得第二布线的一部分与第一突起重叠。形成覆盖第一和第二布线的保护层，使得保护层具有分别暴露第一和第二布线的第一和第二接触孔。然后，形成通过第一和第二接触孔将第一布线电连接到第二布线的第三布线。当第一和第二布线之间的电连接异常时，向第一突起照射激光束，从而可以修复电连接。

36. 发明授权

US06650379B2 Thin film transistor array panel 有权
标题翻译：薄膜晶体管阵列面板
公开(公告)号：US06650379B2
公开(公告)日：2003-11-18
申请号：US10280055
申请日：2002-10-25
申请人： Bum-Kee Baek , Hyang-Shik Kong , Dal-Moe Kim
发明人： Bum-Kee Baek , Hyang-Shik Kong , Dal-Moe Kim
IPC分类号： G02F113
CPC分类号： G02F1/13458 , G02F1/136227 , G02F1/1368 , H01L27/124 , H01L27/1288
摘要： Disclosed is a simplified manufacturing method for liquid crystal displays. A gate wire including a gate line, a gate pad and a gate electrode is formed on an insulating substrate. Next, a gate insulating layer covering the gate wire, a semiconductor layer, an ohmic contact layer, and a data conductive layer are sequentially deposited, and a photoresist pattern is formed on the data conductive layer. Following this step, the data conductive layer, using the photoresist pattern as an etch mask, is etched to form a data wire including a data line, a source electrode, a drain electrode, and a data pad. Next, the photoresist pattern is reflowed to cover the portion between the source electrode and the drain electrode, and a portion of the ohmic contact layer adjacent to a periphery of the data wire. Subsequently, portions of the ohmic contact layer and the semiconductor layer, which are not covered by the photoresist pattern, are etched, and the photoresist pattern is removed. Next, a portion of the ohmic contact layer, which is not covered by the data wire, is etched to expose a portion of the semiconductor layer between the source electrode and the drain electrode that is a channel portion of a thin film transistor. Finally, a protection layer, a pixel electrode, a redundant gate pad and a redundant data pad are formed.
摘要翻译：公开了一种用于液晶显示器的简化制造方法。在绝缘基板上形成包括栅极线，栅极焊盘和栅电极的栅极线。接下来，依次沉积覆盖栅极线，半导体层，欧姆接触层和数据导电层的栅极绝缘层，并且在数据导电层上形成光致抗蚀剂图案。在该步骤之后，蚀刻使用光致抗蚀剂图案作为蚀刻掩模的数据导电层，以形成包括数据线，源电极，漏电极和数据焊盘的数据线。接下来，光致抗蚀剂图案被回流以覆盖源电极和漏电极之间的部分，以及与数据线周边相邻的欧姆接触层的一部分。随后，蚀刻未被光致抗蚀剂图案覆盖的欧姆接触层和半导体层的部分，并除去光致抗蚀剂图案。接下来，蚀刻未被数据线覆盖的欧姆接触层的一部分，以暴露作为薄膜晶体管的沟道部分的源极和漏极之间的半导体层的一部分。最后，形成保护层，像素电极，冗余栅极焊盘和冗余数据焊盘。

37. 发明授权

US08574792B2 Photomask including super lens and manufacturing method thereof 有权
标题翻译：包含超级透镜的光掩模及其制造方法
公开(公告)号：US08574792B2
公开(公告)日：2013-11-05
申请号：US13110024
申请日：2011-05-18
申请人： Jong Kwang Lee , Jin Ho Ju , Min Kang , Hyang-Shik Kong
发明人： Jong Kwang Lee , Jin Ho Ju , Min Kang , Hyang-Shik Kong
IPC分类号： G03F1/00
CPC分类号： G03F1/50
摘要： A photomask includes a substrate, a mask pattern layer and a super lens. The substrate includes a pattern which includes protruding portions, and open portions between the protruding portions. The mask pattern layer is in the open portions of the pattern and fills the open portions of the pattern. The super lens is on the substrate and the mask pattern layer.
摘要翻译：光掩模包括基板，掩模图案层和超透镜。基板包括包括突出部分和突出部分之间的开口部分的图案。掩模图案层位于图案的开口部分并填充图案的开口部分。超透镜位于基板和掩模图案层上。

38. 发明授权

US08183097B2 Thin-film transistor substrate and method of manufacturing the same 有权
标题翻译：薄膜晶体管基板及其制造方法
公开(公告)号：US08183097B2
公开(公告)日：2012-05-22
申请号：US12186659
申请日：2008-08-06
申请人： Sang-Ki Kwak , Hyang-Shik Kong , Sun-Il Kim
发明人： Sang-Ki Kwak , Hyang-Shik Kong , Sun-Il Kim
IPC分类号： H01L27/88
CPC分类号： H01L27/1288 , H01L27/1225 , H01L27/124 , H01L29/7869
摘要： A thin-film transistor (TFT) substrate includes a semiconductor pattern, a conductive pattern, a first wiring pattern, an insulation pattern and a second wiring pattern. The semiconductor pattern is formed on a substrate. The conductive pattern is formed as a layer identical to the semiconductor pattern on the substrate. The first wiring pattern is formed on the semiconductor pattern. The first wiring pattern includes a source electrode and a drain electrode spaced apart from the source electrode. The insulation pattern is formed on the substrate having the first wiring pattern to cover the first wiring pattern. The second wiring pattern is formed on the insulation pattern. The second wiring pattern includes a gate electrode formed on the source and drain electrodes. Therefore, a TFT substrate is manufactured using two or three masks, so that manufacturing costs may be decreased.
摘要翻译：薄膜晶体管（TFT）衬底包括半导体图案，导电图案，第一布线图案，绝缘图案和第二布线图案。半导体图案形成在基板上。导电图案形成为与衬底上的半导体图案相同的层。第一布线图案形成在半导体图案上。第一布线图案包括与源电极间隔开的源电极和漏电极。在具有第一布线图案的基板上形成绝缘图案以覆盖第一布线图案。第二布线图案形成在绝缘图案上。第二布线图案包括形成在源极和漏极上的栅电极。因此，使用两个或三个掩模制造TFT基板，从而可以降低制造成本。

39. 发明授权

US08071406B2 Array substrate and method of manufacturing the same 有权
标题翻译：阵列基板及其制造方法
公开(公告)号：US08071406B2
公开(公告)日：2011-12-06
申请号：US12425744
申请日：2009-04-17
申请人： Sang-Ki Kwak , Min Kang , Se-Ah Kwon , Hyang-Shik Kong , Byung-Duk Yang , Sang-Hun Lee , Gwan-Soo Kim , Yui-Ku Lee
发明人： Sang-Ki Kwak , Min Kang , Se-Ah Kwon , Hyang-Shik Kong , Byung-Duk Yang , Sang-Hun Lee , Gwan-Soo Kim , Yui-Ku Lee
IPC分类号： H01L21/00
CPC分类号： G02F1/136227 , G02F1/133512 , G02F1/13394 , G02F2001/133388 , G02F2001/136222 , H01L27/1288
摘要： An array substrate includes a substrate including a display area and a peripheral area surrounding the display area, a transistor layer formed in the display area of the substrate and electrically connected to a gate line and a data line, a color filter formed in a pixel region on the transistor layer, a first light blocking member disposed between adjacent color filters, a first transparent member formed on the first light blocking member to cover the first light blocking member, a first color pattern formed in a peripheral area of the substrate and including substantially the same material as the color filter, and a second transparent member including substantially the same material as the first transparent member. The second transparent member is disposed in the peripheral area of the substrate to cover the first color pattern.
摘要翻译：阵列基板包括：基板，包括显示区域和围绕显示区域的外围区域;晶体管层，形成在基板的显示区域中，并且电连接到栅极线和数据线;滤色器，形成在像素区域中在所述晶体管层上，设置在相邻滤色器之间的第一遮光构件，形成在所述第一遮光构件上以覆盖所述第一遮光构件的第一透明构件，形成在所述基板的周边区域中的第一颜色图案，与滤色器相同的材料，以及包括与第一透明构件基本相同的材料的第二透明构件。第二透明构件设置在基板的周边区域中以覆盖第一颜色图案。

40. 发明授权

US07884366B2 Thin film transistor array panel and method for manufacturing the same 有权
标题翻译：薄膜晶体管阵列面板及其制造方法
公开(公告)号：US07884366B2
公开(公告)日：2011-02-08
申请号：US12220481
申请日：2008-07-23
申请人： Sang-Ki Kwak , Hyang-Shik Kong , Byung-Duk Yang
发明人： Sang-Ki Kwak , Hyang-Shik Kong , Byung-Duk Yang
IPC分类号： H01L29/10 , H01L21/00 , G02F1/1343
CPC分类号： G02F1/136209 , G02F2001/134345 , G02F2001/136222
摘要： A thin film transistor array panel and a method of its manufacture are presented. The thin film transistor array panel according to an embodiment includes a substrate, a gate line extending in a first direction on the substrate, a data line extending in a second direction on the substrate and intersecting and insulated from the gate line, a thin film transistor including a control terminal connected to the gate line, an input terminal connected to the data line and an output terminal, a color filter formed on the thin film transistor, a light blocking member formed on the thin film transistor, defining the space for storing the color filter, and including a first protection portion surrounding at least the region of the output terminal of the thin film transistor, and a pixel electrode formed on the light blocking member and the color filter and contacting the region of the output terminal surrounded by the first protection portion of the light blocking member.
摘要翻译：介绍了一种薄膜晶体管阵列面板及其制造方法。根据实施例的薄膜晶体管阵列面板包括基板，在基板上沿第一方向延伸的栅极线，在基板上沿第二方向延伸并与栅极线交叉并绝缘的数据线;薄膜晶体管包括连接到栅极线的控制端子，连接到数据线的输入端子和输出端子，形成在薄膜晶体管上的滤色器，形成在薄膜晶体管上的遮光部件，限定用于存储并且包括至少围绕所述薄膜晶体管的输出端子的区域的第一保护部分和形成在所述遮光部件和所述滤色器上的像素电极，并且与所述第一保护部分接触，所述区域被所述第一防光部件。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式