专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20100211707A1 METHOD AND APPARATUS FOR LOWERING I/O POWER OF A COMPUTER SYSTEM AND COMPUTER SYSTEM 有权
标题翻译：降低计算机系统和计算机系统的I / O能力的方法和装置
公开(公告)号：US20100211707A1
公开(公告)日：2010-08-19
申请号：US12738908
申请日：2008-10-10
申请人： Yu Li , Wen Bo Shen , Yan Qi Wang , Yudong Yang
发明人： Yu Li , Wen Bo Shen , Yan Qi Wang , Yudong Yang
IPC分类号： G06F13/14 , G06F1/32 , G06F13/42 , G06F3/00
CPC分类号： G06F13/4286 , G06F13/14 , G06F13/42 , Y02D10/14 , Y02D10/151
摘要： The present invention provides a method and an apparatus for lowering I/O power of a computer system and a computer system. According to an aspect of the present invention, there is provided a method for lowering I/O power of a computer system, comprising: buffering a plurality of ways of data to be sent to a bus; encoding each of the plurality of ways of data buffered from n bits to n+m bits based on an encoding rule, wherein n and m are both an integer larger than or equal to 1, the encoding rule is used to lower code switching frequency; and sending the plurality of ways of data encoded to the bus.
摘要翻译：本发明提供一种用于降低计算机系统和计算机系统的I / O功率的方法和装置。根据本发明的一个方面，提供了一种用于降低计算机系统的I / O功率的方法，包括：缓冲要发送到总线的数据的多种方式; 基于编码规则对从n位缓冲到n + m位的多个数据路径中的每一个编码，其中n和m都是大于或等于1的整数，编码规则用于降低编码切换频率; 以及将多个编码的数据的方式发送到总线。

22. 发明申请

US20100041260A1 Memory card connector 审中-公开
标题翻译：存储卡连接器
公开(公告)号：US20100041260A1
公开(公告)日：2010-02-18
申请号：US12222616
申请日：2008-08-13
申请人： Ming Chun Lai , Yu Li
发明人： Ming Chun Lai , Yu Li
IPC分类号： H01R13/62
CPC分类号： H01R13/635
摘要： A memory card connector adapted for accommodating a memory card includes a dielectric housing, a plurality of terminals received in the dielectric housing, a primary ejector and a secondary ejector. The dielectric housing defines a recess for accommodating the memory card. The primary ejector is received in one lateral side of the dielectric housing for ejecting the memory card out of the dielectric housing. The secondary ejector is received in the other lateral side of the dielectric housing for cooperating with the primary ejector to push the memory card out of the dielectric housing. After the memory card is fully inserted in the recess, the primary ejector stores an elastic force therein but is controlled to provide a substantially zero pushing force to the memory card. At the same time, the secondary ejector is still elastically urged against the memory card by an elastic force stored therein.
摘要翻译：适于容纳存储卡的存储卡连接器包括绝缘壳体，容纳在电介质壳体中的多个端子，初级喷射器和次级喷射器。绝缘壳体限定用于容纳存储卡的凹部。主推出器被容纳在电介质外壳的一个侧面中，用于将存储卡从电介质外壳中排出。辅助喷射器被容纳在电介质壳体的另一个侧面中，用于与主喷射器协作以将存储卡推出介质壳体。在存储卡完全插入凹槽中之后，主喷射器在其中存储弹性力，但是被控制以向存储卡提供基本为零的推力。同时，二次喷射器通过存储在其中的弹性力仍然弹性地推靠在存储卡上。

23. 发明授权

US07632153B1 Electrical connector and method of manufacturing the same 失效
标题翻译：电连接器及其制造方法
公开(公告)号：US07632153B1
公开(公告)日：2009-12-15
申请号：US12184540
申请日：2008-08-01
申请人： Ming-Chun Lai , Yu Li
发明人： Ming-Chun Lai , Yu Li
IPC分类号： H01R33/00 , H05K3/30
CPC分类号： H01R13/405 , H01R43/24 , Y10T29/4922
摘要： An electrical connector includes a dielectric housing and a plurality of electrical terminals integrated with the dielectric housing. A top of the dielectric housing defines a plurality of locating slots. A bottom of each locating slot defines a manufacturing hole. Each electrical terminal has a plate-shaped fixing portion embedded in the dielectric housing. A connecting end extends from one end of the fixing portion and out of the dielectric housing. A bending portion is bent upward from the other end of the fixing portion, and a contact portion obliquely extends from a top end of the bending portion. The fixing portion defines a fixing hole therein with respect to the contact portion. The fixing hole is located corresponding to and communicating with the manufacturing hole. The contact portion is received in the locating slot and covers the manufacturing hole.
摘要翻译：电连接器包括绝缘壳体和与绝缘壳体集成的多个电端子。绝缘壳体的顶部限定多个定位槽。每个定位槽的底部限定一个制造孔。每个电端子具有嵌入在绝缘壳体中的板状固定部分。连接端从固定部分的一端延伸出绝缘外壳。弯曲部分从固定部分的另一端向上弯曲，并且接触部分从弯曲部分的顶端倾斜延伸。固定部分在其中限定了相对于接触部分的固定孔。固定孔对应于并与制造孔连通。接触部分被容纳在定位槽中并覆盖制造孔。

24. 发明申请

US20090294875A1 Metal Oxide Semiconductor Device and Method for Manufacturing the Same 审中-公开
标题翻译：金属氧化物半导体器件及其制造方法
公开(公告)号：US20090294875A1
公开(公告)日：2009-12-03
申请号：US12536005
申请日：2009-08-05
申请人： Haohua Ye , Hok Min Ho , Yu Li
发明人： Haohua Ye , Hok Min Ho , Yu Li
IPC分类号： H01L29/78
CPC分类号： H01L21/26506 , H01L21/26513 , H01L29/665 , H01L29/6659 , H01L29/78621
摘要： A Metal Oxide Semiconductor device includes a semiconductor substrate; a gate electrode formed on the surface of the substrate, having an offset spacer on each side; source/drain electrodes in the substrate having lightly doped regions respectively; metal silicide located on the gate electrode and the source/drain electrodes; and first impurity ions and second impurity ions in the lightly doped regions. A method for manufacturing a Metal Oxide Semiconductor device includes forming a gate electrode on a semiconductor substrate; implanting first impurity ions and second impurity ions to form lightly doped regions; depositing a dielectric layer and etching the dielectric layer to form offset spacers; implanting the first impurity ions to form the source/drain electrodes; forming metal silicide on the surfaces of the gate electrode and the source/drain regions. This invention can effectively prevent metal nickel diffusion into the lightly doped regions.
摘要翻译：金属氧化物半导体器件包括半导体衬底; 形成在所述基板的表面上的栅电极，在每一侧具有偏移间隔物; 分别具有轻掺杂区的衬底中的源/漏电极; 位于栅电极和源/漏电极上的金属硅化物; 以及轻掺杂区域中的第一杂质离子和第二杂质离子。金属氧化物半导体器件的制造方法包括在半导体衬底上形成栅电极; 注入第一杂质离子和第二杂质离子以形成轻掺杂区域; 沉积电介质层并蚀刻介电层以形成偏移间隔物; 注入第一杂质离子以形成源极/漏极; 在栅极电极和源极/漏极区域的表面上形成金属硅化物。本发明可有效地防止金属镍扩散入轻掺杂区域。

25. 发明授权

US07581993B1 Socket connector 失效
标题翻译：插座连接器
公开(公告)号：US07581993B1
公开(公告)日：2009-09-01
申请号：US12081957
申请日：2008-04-24
申请人： Ming-Chun Lai , Yu Li
发明人： Ming-Chun Lai , Yu Li
IPC分类号： H01R13/502
CPC分类号： H01R12/57 , H01R12/7047 , H01R13/2442
摘要： The present invention provides a socket connector adapted for a charger capable of charging a bluetooth earphone. The socket connector includes a plurality of terminals and a dielectric body. Each of the terminals has a soldering portion. All the soldering portions are connected with a terminal strip so that all the terminals are integrated. The dielectric body is integrally formed with the integrated terminals that are prearranged in a mold by injection molding. The soldering portions and the terminal strip extend out of the dielectric body so that the terminal strip can be removed after the terminals and the dielectric body are fixed together.
摘要翻译：本发明提供了适用于能够对蓝牙耳机充电的插座连接器。插座连接器包括多个端子和电介质体。每个端子具有焊接部分。所有焊接部分都与端子板连接，使得所有的端子都被集成。电介质体与通过注射成型在模具中预先布置的集成端子一体形成。焊接部分和端子条从电介质体延伸出来，使得在端子和电介质体固定在一起之后可以去除端子条。

26. 发明申请

US20090099340A1 Reagents for the detection of protein phosphorylation in carcinoma signaling pathways 审中-公开
标题翻译：用于检测癌症信号通路中蛋白质磷酸化的试剂
公开(公告)号：US20090099340A1
公开(公告)日：2009-04-16
申请号：US11974480
申请日：2007-10-12
申请人： Ailan Guo , Klarisa Rikova , Albrecht Moritz , Yu Li , Charles Farnsworth , Kimberly Lee , Roberto Polakiewicz
发明人： Ailan Guo , Klarisa Rikova , Albrecht Moritz , Yu Li , Charles Farnsworth , Kimberly Lee , Roberto Polakiewicz
IPC分类号： C07K16/18
CPC分类号： C07K16/32 , C07K16/30 , C07K16/44 , C07K2317/34 , G01N33/574 , G01N33/6842
摘要： The invention discloses 214 novel phosphorylation sites identified in signal transduction proteins and pathways underlying human carcinoma, and provides phosphorylation-site specific antibodies and heavy-isotope labeled peptides (AQUA peptides) for the selective detection and quantification of these phosphorylated sites/proteins, as well as methods of using the reagents for such purpose. Among the phosphorylation sites identified are sites occurring in the following protein types: Adaptor/Scaffold proteins, Cytoskeleton proteins, GTP Signaling proteins, Kinases, Metabolism proteins, Phosphatases/Phospho-diesterases/Proteases, Receptor proteins, RNA Processing proteins, Transcription proteins, Translation proteins, Transporter proteins, and Ubitquitin proteins, as well as other protein types.
摘要翻译：本发明公开了在信号转导蛋白中鉴定的214个新的磷酸化位点和人癌基因的途径，并提供磷酸化位点特异性抗体和重同位素标记肽（AQUA肽），用于选择性检测和定量这些磷酸化位点/蛋白质作为使用试剂用于此目的的方法。鉴定的磷酸化位点是发生在以下蛋白质类型中的位点：适配器/支架蛋白，细胞骨架蛋白，GTP信号蛋白，激酶，代谢蛋白，磷酸酶/磷酸二酯酶/蛋白酶，受体蛋白，RNA加工蛋白，转录蛋白，翻译蛋白质，转运蛋白和Ubitquitin蛋白质，以及其他蛋白质类型。

27. 发明申请

US20080278165A1 Method and apparatus for reconstruction of an image in image space using basis functions (RIB) for partially parallel imaging 审中-公开
标题翻译：用于使用用于部分并行成像的基函数（RIB）来重建图像空间中的图像的方法和装置
公开(公告)号：US20080278165A1
公开(公告)日：2008-11-13
申请号：US12148367
申请日：2008-04-18
申请人： Yu Li , Feng Huang , G. Randy Duensing
发明人： Yu Li , Feng Huang , G. Randy Duensing
IPC分类号： G01R33/48
CPC分类号： G01R33/5611
摘要： Embodiments of the invention pertain to a method and apparatus for image reconstruction for parallel Magnetic Resonance Imaging (MRI). In a specific embodiment, a method for image reconstruction in image space is provided. The method can suppress aliasing caused by undersampling when the number of sampling lines in k-space is reduced to increase the imaging speed. In an embodiment, suppressing aliasing from under-sampling can improve the quality of images reconstructed from the data acquired using a MRI coil array. In an embodiment, the method operates in image space and achieves a good resolution. In the reconstruction, the sum of square errors can be minimized within a region of interest, which can allow the image reconstruction to be optimized in a particular imaging region of interest by sacrificing the reconstruction of other regions. In a further embodiment, image reconstruction can be implemented region by region, allowing global optimization by spending a longer time in reconstruction.
摘要翻译：本发明的实施例涉及用于并行磁共振成像（MRI）的图像重建的方法和装置。在具体实施例中，提供了一种用于图像空间中的图像重建的方法。当减小k空间中的采样线的数量以增加成像速度时，该方法可以抑制由欠采样引起的混叠。在一个实施例中，抑制来自欠采样的混叠可以改善从使用MRI线圈阵列获取的数据重建的图像的质量。在一个实施例中，该方法在图像空间中操作并且实现良好的分辨率。在重建中，平方误差的和可以在感兴趣的区域内最小化，这可以允许通过牺牲其他区域的重建来在特定的感兴趣的成像区域中优化图像重建。在另一个实施例中，图像重建可以逐个区域实现，从而通过在重建中花更长的时间来实现全局优化。

28. 发明申请

US20080205439A1 METHOD AND DEVICE FOR COMPENSATING FOR DELAYS OF A PLURALITY OF COMMUNICATION CHANNELS 审中-公开
标题翻译：用于补偿通信信道多路延迟的方法和设备
公开(公告)号：US20080205439A1
公开(公告)日：2008-08-28
申请号：US11871825
申请日：2007-10-12
申请人： Yu Li , Guo Hui Lin , Wen Bo Shen , Yu Dong Yang
发明人： Yu Li , Guo Hui Lin , Wen Bo Shen , Yu Dong Yang
IPC分类号： H04J3/16
CPC分类号： H04L25/03878 , H04L25/0272
摘要： A device and method for compensating for delays of a plurality of communication channels, provides signals with a certain frequency range, wherein the signals form standing waves in the plurality of communication channels; calculates phase differences between the plurality of communication channels according to the signal frequencies at the peak values of the standing waves; and determines the delay of each communication channel according to the above phase differences. The device and method may be applied to the communication channels of high speed parallel connection to eliminate the delays of the communication channels and realize length matching. Since the device and method determine the delays of communication channels by means of the phase differences, even when the delay difference exceeds a clock cycle, it can calculate the phase differences properly.
摘要翻译：用于补偿多个通信信道的延迟的装置和方法提供具有一定频率范围的信号，其中信号在多个通信信道中形成驻波; 根据在驻波的峰值处的信号频率，计算多个通信信道之间的相位差; 并根据上述相位差确定每个通信信道的延迟。该装置和方法可以应用于高速并行通信通道，以消除通信信道的延迟并实现长度匹配。由于设备和方法通过相位差确定通信信道的延迟，所以即使延迟差超过时钟周期，也可以正确计算相位差。

29. 发明申请

US20080202036A1 METHOD AND APPARATUS FOR TREATING THE SURFACE OF A MEDIA, SUCH AS A MAGNETIC HARD DISK, WHILE OPERATING, SUCH AS DURING DYNAMIC ELECTRICAL TESTING 审中-公开
标题翻译：用于处理媒体表面的方法和装置，例如磁性硬盘，操作时，如动态电气测试
公开(公告)号：US20080202036A1
公开(公告)日：2008-08-28
申请号：US11842823
申请日：2007-08-21
申请人： Guo Qiang Zheng , Jia Bing Shen , Yu Li , Hong Tian
发明人： Guo Qiang Zheng , Jia Bing Shen , Yu Li , Hong Tian
IPC分类号： B24D18/00 , B24D11/00 , B24B1/00
CPC分类号： B24B37/046 , B24B7/228 , G11B5/455 , G11B5/82 , G11B5/8404 , G11B23/505
摘要： A system and method for treating (e.g. polishing to remove defects) the surface of a media, such as a magnetic hard disk, while in operation, such as during dynamic electrical testing is disclosed. Further, a method for manufacturing a head for treating the surface of a media is disclosed.
摘要翻译：公开了在动态电气测试期间在操作中处理（例如抛光以消除缺陷）的媒体例如磁性硬盘的表面的系统和方法。此外，公开了一种用于制造用于处理介质表面的头部的方法。

30. 发明授权

US07413467B1 HDMI connector assembly 失效
标题翻译： HDMI连接器总成
公开(公告)号：US07413467B1
公开(公告)日：2008-08-19
申请号：US11806279
申请日：2007-05-31
申请人： Ming-chun Lai , Yu Li , Teng-fang Xiong
发明人： Ming-chun Lai , Yu Li , Teng-fang Xiong
IPC分类号： H01R13/648
CPC分类号： H01R13/641
摘要： An HDMI connector assembly includes a female connector and a male connector. The female connector includes a female housing which has a front and a back surface and defines first passageways and a second passageway both communicating with the front and the back surface, electrical terminals received in the first passageways, an indicate terminal received in the second passageway, and a female metallic shell. The back of the indicate terminal forms a welding portion protruding out from the back surface for connecting with an indication circuit of a printed circuit board. The front of the indicate terminal forms a contact portion being at the front of the front surface. The female metallic shell defines a space for receiving the female housing therein. At least one grounding portion protrudes from the bottom of the female metallic shell for connecting with a ground circuit of the printed circuit board.
摘要翻译： HDMI连接器组件包括阴连接器和阳连接器。阴连接器包括阴壳体，其具有前表面和后表面并且限定第一通道和与前表面和后表面连通的第二通道，接收在第一通道中的电端子，接收在第二通道中的指示端子，和一个女性金属外壳。指示端子的背面形成从后表面突出的用于与印刷电路板的指示电路连接的焊接部。指示端子的前部形成在前表面前部的接触部分。母金属外壳限定用于在其中容纳阴壳体的空间。至少一个接地部分从阴金属外壳的底部伸出，用于与印刷电路板的接地电路连接。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式