会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 21. 发明授权
    • Device and method for synchronizing a flasher frequency with a central flashing frequency
    • 闪光器频率与中央闪烁频率同步的装置和方法
    • US07230526B2
    • 2007-06-12
    • US11126060
    • 2005-05-09
    • Michael Wagner
    • Michael Wagner
    • B60Q1/52
    • B60Q1/46H05B37/029H05B41/30Y02B20/40
    • A device performs a synchronization between flasher frequencies of flasher devices and a central flashing frequency of a central control device at times when a data transmission device is in the active state. For a synchronization, a correction signal is determined in the central control device from a deviation of a phase of the flasher frequency relative to a phase of the central flashing frequency and transmitted to a flasher control device which modifies the flasher frequency phase in response to the correction signal. Following the modification of the flasher frequency phase the data transmission device is switched back once more into an idle state. This offers the advantage that a synchronization of flasher devices with a central control device can be performed, whereby a data transmission device does not need to be permanently active and can therefore be used in a power-saving way.
    • 当数据传输设备处于活动状态时,设备执行闪光器设备的闪光器频率和中央控制设备的中央闪烁频率之间的同步。 为了同步,在中央控制装置中根据闪光器频率相对于中心闪烁频率的相位的偏差来确定校正信号,并且发送到闪光器控制装置,该闪光器控制装置响应于闪光器频率相位 校正信号。 在修改闪光器频率相位之后,数据传输装置再次切换回到空闲状态。 这提供了可以执行闪光器装置与中央控制装置的同步的优点,由此数据传输装置不需要永久地活动,因此可以以省电的方式使用。
    • 25. 发明授权
    • Method for fabricating an integrated semiconductor circuit
    • 用于制造集成半导体电路的方法
    • US06868530B2
    • 2005-03-15
    • US10310397
    • 2002-12-05
    • Michael WagnerKlaus Keiner
    • Michael WagnerKlaus Keiner
    • G06F17/50H01L27/118
    • H01L27/118G06F17/5068
    • A method for fabricating a semiconductor circuit uses a computer program to compute a circuit diagram that is made up of a large number of surface cells, each having a uniform height. Space-saving layouts require a uniform cell height for all the surface cells. The height is conventionally prescribed by a computer file containing standardized dimensions for a large number of surface cells. Accordingly, such surface cells as are required for a specific semiconductor circuit that is to be fabricated are selected, and the selection is used to compute a circuit-specific uniform cell height. The height is less than the height prescribed by the computer file and results in surface area being saved on the semiconductor chip.
    • 一种制造半导体电路的方法使用计算机程序来计算由大量具有均匀高度的表面单元组成的电路图。 节省空间的布局需要所有表面单元均匀的单元格高度。 通常由包含大量表面细胞的标准尺寸的计算机文件来规定高度。 因此,选择要制造的特定半导体电路所需的这种表面电池,并且使用该选择来计算电路特定的均匀电池单元高度。 高度小于计算机文件规定的高度,并导致半导体芯片上的表面积被保存。