专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US07907145B1 Multiple data buffers for processing graphics data 有权
标题翻译：用于处理图形数据的多个数据缓冲区
公开(公告)号：US07907145B1
公开(公告)日：2011-03-15
申请号：US11462772
申请日：2006-08-07
申请人： Rui M. Bastos , John M. Danskin , Matthew N. Papakipos
发明人： Rui M. Bastos , John M. Danskin , Matthew N. Papakipos
IPC分类号： G06F13/00 , G06F15/80 , G06T1/20
CPC分类号： G06T1/20
摘要： Multiple output buffers are supported in a graphics processor. Each output buffer has a unique identifier and may include data represented in a variety of fixed and floating-point formats (8-bit, 16-bit, 32-bit, 64-bit and higher). A fragment program executed by the graphics processor can access (read or write any of the output buffers. Each of the output buffers may be read from and used to process graphics data by an execution pipeline within the graphics processor. Likewise, each output buffer may be written to by the graphics processor, storing graphics data such as lighting parameters, indices, color, and depth.
摘要翻译：图形处理器支持多个输出缓冲区。每个输出缓冲器具有唯一的标识符，并且可以包括以各种固定和浮点格式（8位，16位，32位，64位及更高）表示的数据。由图形处理器执行的片段程序可以访问（读取或写入任何输出缓冲器），每个输出缓冲器可以被读取并用于通过图形处理器内的执行流水线处理图形数据，同样地，每个输出缓冲器由图形处理器写入，存储照明参数，索引，颜色和深度等图形数据。

22. 发明授权

US07830392B1 Connecting multiple pixel shaders to a frame buffer without a crossbar 有权
标题翻译：将多个像素着色器连接到没有交叉开关的帧缓冲区
公开(公告)号：US07830392B1
公开(公告)日：2010-11-09
申请号：US11612415
申请日：2006-12-18
申请人： John M. Danskin , Steven E. Molnar , John S. Montrym , Mark French , John H. Edmondson
发明人： John M. Danskin , Steven E. Molnar , John S. Montrym , Mark French , John H. Edmondson
IPC分类号： G06F12/02 , G06F15/80 , G06F15/50 , G09G5/00
CPC分类号： G06T15/005 , G06T2210/52 , G09G5/363 , G09G5/393 , G09G2360/06 , G09G2360/122
摘要： The number of crossbars in a graphics processing unit is reduced by assigning each of a plurality of pixels to one of a plurality of pixel shaders based at least in part on a location of each of the plurality of pixels within an image area, generating an attribute value for each of the plurality of pixels using the plurality of pixel shaders, mapping the attribute value of each of the plurality of pixels to one of a plurality of memory partitions, and storing the attribute values in the memory partitions according to the mapping. The attribute value generated by a particular one of the pixel shaders is mapped to the same one of the plurality of memory partitions.
摘要翻译：至少部分地基于图像区域内的多个像素中的每一个的位置，将多个像素中的每一个分配给多个像素着色器中的每一个来减少图形处理单元中的交叉条的数量，生成属性使用所述多个像素着色器对所述多个像素中的每一个使用所述多个像素的值，将所述多个像素中的每一个的属性值映射到多个存储器分区中的一个，并且根据所述映射将所述属性值存储在所述存储器分区中。由特定的像素着色器生成的属性值被映射到多个存储器分区中的相同的一个。

23. 发明授权

US07622947B1 Redundant circuit presents connections on specified I/O ports 有权
标题翻译：冗余电路在指定的I / O端口上显示连接
公开(公告)号：US07622947B1
公开(公告)日：2009-11-24
申请号：US11549597
申请日：2006-10-13
申请人： John M. Danskin
发明人： John M. Danskin
IPC分类号： G06F17/50 , H03K19/173
CPC分类号： G11C29/848
摘要： A method and apparatus for utilizing redundant circuitry on integrated circuits (ICs) that may increase manufacturing yields, while maintaining a predetermined set of interfaces for connection with external circuitry without drastically increasing die area and circuit complexity are provided. In this manner, even though an IC may have defects which would otherwise render it inoperable, embodiments of the present invention allow the defects to be circumscribed or avoided while still maintaining a predetermined set of interfaces, thus providing for an operational circuit. Various embodiments further provide a method for sorting or separating devices based on their level of functionality or performance, which in turn depends on their number of defects and the desired number of interfaces.
摘要翻译：提供了一种用于在集成电路（IC）上利用冗余电路的方法和装置，其可以增加制造产量，同时保持用于与外部电路连接的预定接口组，而不会显着增加管芯面积和电路复杂度。以这种方式，即使IC可能具有否则将使其不可操作的缺陷，本发明的实施例允许限制或避免缺陷，同时仍然保持预定的一组接口，从而提供操作电路。各种实施例还提供了一种用于根据其功能或性能的级别对设备进行分类或分离的方法，其依赖于它们的缺陷数量和期望数量的接口。

24. 发明授权

US07554546B1 Stippled lines using direct distance evaluation 有权
标题翻译：使用直接距离评估的条纹线
公开(公告)号：US07554546B1
公开(公告)日：2009-06-30
申请号：US11735041
申请日：2007-04-13
申请人： Franklin C. Crow , Douglas A. Voorhies , John M. Danskin
发明人： Franklin C. Crow , Douglas A. Voorhies , John M. Danskin
IPC分类号： G06T11/20
CPC分类号： G06T11/203
摘要： Stippled lines are drawn by evaluating a distance function for a set of points within the area of a stippled line. The distance function gives a distance value proportional to the distance from a point to the end of the stippled line. Using the point's distance value, a pattern index value defines a correspondence between a point and at least one stipple pattern bit. The value of pattern bits are applied to the points on the stippled line, masking the points such that only a portion of the set of points are displayed or determining intensity values according to the position of the points within the stipple pattern. A distance function may be an edge equation associated with the line end or a segment of a polyline. The distance function can be evaluated for the set of points in any order, allowing portions of a stippled line to be drawn in parallel.
摘要翻译：通过评估点划线的区域内的一组点的距离函数来绘制条纹线。距离函数给出与从刻点线到点的距离成比例的距离值。使用点的距离值，模式索引值定义点与至少一个点模式位之间的对应关系。图案位的值被应用于点画线上的点，掩蔽点，使得仅显示点集的一部分，或者根据点模式中的点的位置来确定强度值。距离函数可以是与线端或折线的段相关联的边缘方程。距离函数可以以任意顺序对点集合进行评估，允许点划线的部分并行绘制。

25. 发明授权

US09092170B1 Method and system for implementing fragment operation processing across a graphics bus interconnect 有权
标题翻译：用于在图形总线互连上实现片段操作处理的方法和系统
公开(公告)号：US09092170B1
公开(公告)日：2015-07-28
申请号：US11253875
申请日：2005-10-18
申请人： John M. Danskin , Anthony Michael Tamasi
发明人： John M. Danskin , Anthony Michael Tamasi
IPC分类号： G06F13/14 , G06F15/16 , G06F3/12
CPC分类号： G06F3/1229 , G06F9/5044
摘要： A method and system for a cooperative graphics processing across a graphics bus in a computer system. The system includes a bridge coupled to a system memory via a system memory bus and coupled to a graphics processor via the graphics bus. The bridge includes a fragment processor for implementing cooperative graphics processing with the graphics processor coupled to the graphics bus. The fragment processor is configured to implement a plurality of raster operations on graphics data stored in the system memory.
摘要翻译：一种用于在计算机系统中跨图形总线的协作图形处理的方法和系统。该系统包括经由系统存储器总线耦合到系统存储器并通过图形总线耦合到图形处理器的桥。该桥包括用于与耦合到图形总线的图形处理器实现协作图形处理的片段处理器。片段处理器被配置为对存储在系统存储器中的图形数据执行多个光栅操作。

26. 发明授权

US08775229B1 Method of correcting a project schedule 有权
标题翻译：纠正项目进度的方法
公开(公告)号：US08775229B1
公开(公告)日：2014-07-08
申请号：US11608149
申请日：2006-12-07
申请人： John M. Danskin
发明人： John M. Danskin
IPC分类号： G06Q10/00 , G06Q10/06
CPC分类号： G06Q10/06312 , G06Q10/063116
摘要： Automated methods for correcting the remaining portion of a project schedule in order to reflect actual performance to date are provided. For some embodiments, the remaining schedule is corrected by applying factors that are extrapolated from the actual completion times of project milestones in comparison to the scheduled times for the same milestones. This approach results in a project schedule that is more accurate, and thus enables improved management of the project.
摘要翻译：提供了自动化的方法来纠正项目进度的剩余部分，以反映迄今为止的实际性能。对于一些实施例，通过应用与项目里程碑的实际完成时间相比较的因子与相同里程碑的预定时间相比较来校正剩余时间表。这种方法导致项目进度更准确，从而可以改进项目管理。

27. 发明授权

US08654135B1 A-Buffer compression for different compression formats 有权
标题翻译：用于不同压缩格式的A缓冲区压缩
公开(公告)号：US08654135B1
公开(公告)日：2014-02-18
申请号：US12634460
申请日：2009-12-09
申请人： John M. Danskin
发明人： John M. Danskin
IPC分类号： G06T1/60 , G09G5/00
CPC分类号： G06T1/60 , G06T9/00 , G06T11/40 , G06T15/503
摘要： One embodiment of the present invention sets forth a technique for efficiently creating and accessing an A-Buffer that supports multi-sample compression techniques. The A-Buffer is organized in stacks of uniformly-sized tiles, wherein the tile size is selected to facilitate compression techniques. Each stack represents the samples included in a group of pixels. Each tile within a stack represents the set of sample data at a specific per-sample rendering order index that are associated with the group of pixels represented by the stack. Advantageously, each tile includes tile compression bits that enable the tile to maintain data using existing compression formats. As the A-Buffer is created, a corresponding stack compression buffer is also created. For each stack, the stack compression buffer includes a bit that indicates whether all of the tiles in the stack are similarly compressed and, consequently, whether the GPU may operate on the stack at an efficient per pixel granularity.
摘要翻译：本发明的一个实施例提出了一种用于有效地创建和访问支持多样本压缩技术的A缓冲器的技术。 A缓冲器以均匀尺寸的瓦片的堆叠组织，其中选择瓦片尺寸以便于压缩技术。每个堆栈表示包含在一组像素中的样本。堆栈中的每个瓦片表示与由堆栈表示的像素组相关联的特定每样本渲染顺序索引处的采样数据集合。有利地，每个瓦片包括瓦片压缩比特，使得瓦片能够使用现有的压缩格式来维护数据。当创建A缓冲区时，也会创建相应的堆栈压缩缓冲区。对于每个堆栈，堆栈压缩缓冲器包括指示堆栈中的所有瓦片是否被类似地压缩的位，并且因此，GPU是否可以以每像素粒度有效地在堆栈上操作。

28. 发明授权

US08130223B1 System and method for structuring an A-buffer to support multi-sample anti-aliasing 有权
标题翻译：用于构造A缓冲区以支持多样本抗锯齿的系统和方法
公开(公告)号：US08130223B1
公开(公告)日：2012-03-06
申请号：US12208204
申请日：2008-09-10
申请人： John M. Danskin
发明人： John M. Danskin
IPC分类号： G06T15/40
CPC分类号： G06T15/503 , G06T1/60 , G06T11/40
摘要： One embodiment of the present invention sets forth a technique for efficiently creating and accessing an A-Buffer that supports multi-sample compression techniques. The A-Buffer is organized in stacks of uniformly-sized tiles, wherein the tile size is selected to facilitate compression techniques. Each stack represents the samples included in a group of pixels. Each tile within a stack represents the set of sample data at a specific per-sample rendering order index that are associated with the group of pixels represented by the stack. Advantageously, each tile includes tile compression bits that enable the tile to maintain data using existing compression formats. As the A-Buffer is created, a corresponding stack compression buffer is also created. For each stack, the stack compression buffer includes a bit that indicates whether all of the tiles in the stack are similarly compressed and, consequently, whether the GPU may operate on the stack at an efficient per pixel granularity.
摘要翻译：本发明的一个实施例提出了一种用于有效地创建和访问支持多样本压缩技术的A缓冲器的技术。 A缓冲器以均匀尺寸的瓦片的堆叠组织，其中选择瓦片尺寸以便于压缩技术。每个堆栈表示包含在一组像素中的样本。堆栈中的每个瓦片表示与由堆栈表示的像素组相关联的特定每样本渲染顺序索引处的采样数据集合。有利地，每个瓦片包括瓦片压缩比特，使得瓦片能够使用现有的压缩格式来维护数据。当创建A缓冲区时，也会创建相应的堆栈压缩缓冲区。对于每个堆栈，堆栈压缩缓冲器包括指示堆栈中的所有瓦片是否被类似地压缩的位，并且因此，GPU是否可以以每像素粒度有效地在堆栈上操作。

29. 发明授权

US08026912B1 System and method for structuring an A-buffer 有权
公开(公告)号：US08026912B1
公开(公告)日：2011-09-27
申请号：US11950352
申请日：2007-12-04
申请人： John M. Danskin
发明人： John M. Danskin
IPC分类号： G06T15/00
CPC分类号： G06T15/005 , G06T11/40
摘要： One embodiment of the present invention sets forth a technique for efficiently creating and accessing an A-Buffer with a GPU. The A-Buffer is organized in arrays of uniformly-sized tiles. Each array represents a group of pixels, and each tile within an array includes the set of fragments at a specific depth complexity that are associated with the pixels in the pixel group represented by the array. The size of the tiles may be selected to be the minimum necessary for efficient memory access. The GPU determines the number of tiles in each array by calculating the maximum of the depth complexity associated with the pixels in the pixel group represented by the array and creates a corresponding prefix sum image to allow the GPU to efficiently locate the array associated with a given pixel group in the A-Buffer for addressing purposes. Advantageously, structuring the A-Buffer by both pixel proximity and depth complexity improves memory locality, thereby improving the overall rendering performance of the graphics pipeline.

30. 发明授权

US07098922B1 Multiple data buffers for processing graphics data 有权
标题翻译：用于处理图形数据的多个数据缓冲区
公开(公告)号：US07098922B1
公开(公告)日：2006-08-29
申请号：US10744501
申请日：2003-12-22
申请人： Rui M. Bastos , John M. Danskin , Matthew N. Papakipos
发明人： Rui M. Bastos , John M. Danskin , Matthew N. Papakipos
IPC分类号： G06T1/20 , G06T1/00 , G06T15/00
CPC分类号： G06T1/20
摘要： Multiple output buffers are supported in a graphics processor. Each output buffer has a unique identifier and may include data represented in a variety of fixed and floating-point formats (8-bit, 16-bit, 32-bit, 64-bit and higher). A fragment program executed by the graphics processor can access (read or write any of the output buffers. Each of the output buffers may be read from and used to process graphics data by an execution pipeline within the graphics processor. Likewise, each output buffer may be written to by the graphics processor, storing graphics data such as lighting parameters, indices, color, and depth.
摘要翻译：图形处理器支持多个输出缓冲区。每个输出缓冲器具有唯一的标识符，并且可以包括以各种固定和浮点格式（8位，16位，32位，64位及更高）表示的数据。由图形处理器执行的片段程序可以访问（读取或写入任何输出缓冲器），每个输出缓冲器可以被读取并用于通过图形处理器内的执行流水线处理图形数据，同样地，每个输出缓冲器由图形处理器写入，存储照明参数，索引，颜色和深度等图形数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式