会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 22. 发明授权
    • Method and apparatus for reducing index sizes and increasing performance of non-relational databases
    • 减少非关系数据库的索引大小和提高性能的方法和设备
    • US07289990B2
    • 2007-10-30
    • US10606496
    • 2003-06-26
    • Sanjay Gupta
    • Sanjay Gupta
    • G06F17/30
    • G06F17/30589Y10S707/99937Y10S707/99953
    • A method for increasing performance of non-relational databases with reduction in view index sizes is provided. One or more user views are provided in addition to the master view having all hierarchical/categorized data. User views are created having a subset of this hierarchical/categorized data that significantly reduces index size and improves performance. The indexes of the user view are associated with the indexes of the master view. This method improves view caching by dividing view cache into partitions based on the types of view, each with different priorities and management techniques. The master view may have a higher priority and may be used by servers while the user view may have lower priorities and may be used by users and client applications. In this way, legacy non-relational databases may continue to be suitably maintained with acceptable performance and avoiding potential cost and risk of migrating to a relational database.
    • 提供了一种提高非关系数据库性能的方法,减少视图索引大小。 除了具有所有层次/分类数据的主视图之外,还提供一个或多个用户视图。 创建具有该分层/分类数据的子集的用户视图,显着减少索引大小并提高性能。 用户视图的索引与主视图的索引相关联。 该方法通过将视图缓存分为基于视图的类型(每个具有不同的优先级和管理技术)而将视图缓存分割成分区,从而改进视图缓存。 主视图可能具有较高的优先级,并且可能被服务器使用,而用户视图可能具有较低的优先级,并且可被用户和客户端应用使用。 以这种方式,传统的非关系数据库可能会继续适当地保持具有可接受的性能,并避免迁移到关系数据库的潜在成本和风险。
    • 23. 发明申请
    • System and Method for Test Generation for System Level Verification Using Parallel Algorithms
    • 使用并行算法进行系统级验证的测试生成系统和方法
    • US20070233765A1
    • 2007-10-04
    • US11758357
    • 2007-06-05
    • Sanjay GuptaSteven RobertsChristopher Spandikow
    • Sanjay GuptaSteven RobertsChristopher Spandikow
    • G06F17/11
    • G06F11/263
    • A system and method for test generation for system level verification using parallel algorithms are provided. The present invention generates test patterns for system level tests by exploiting the scalability of parallel algorithms while allowing for data set coloring and expected result checking. Based on the characteristics of the system being tested an iterative parallel algorithm is selected from a plurality of possible parallel algorithms. The selected parallel algorithm is then separated into separate program statements for execution by a plurality of processors. A serial version of the selected algorithm is executed to generate a set of expected results. The devised parallel version of the selected algorithm is then run to generate a set of test result data which is compared to the set of expected results. If the two sets of data match, it is determined that the system is operating correctly.
    • 提供了一种使用并行算法进行系统级验证的测试生成系统和方法。 本发明通过利用并行算法的可扩展性同时允许数据集着色和预期结果检查来生成用于系统级测试的测试模式。 基于被测系统的特征,从多个可能的并行算法中选择迭代并行算法。 然后将所选择的并行算法分离成单独的程序语句以供多个处理器执行。 执行所选算法的串行版本以产生一组预期结果。 然后运行所选算法的设计的并行版本以生成与一组预期结果进行比较的一组测试结果数据。 如果两组数据匹配,则确定系统正常运行。
    • 25. 发明授权
    • Method and system for hardware accelerated verification of digital circuit design and its testbench
    • 数字电路设计硬件加速验证方法与系统及其测试台
    • US07257802B2
    • 2007-08-14
    • US10972361
    • 2004-10-26
    • Jyotirmoy DawSanjay GuptaSuresh Krishnamurthy
    • Jyotirmoy DawSanjay GuptaSuresh Krishnamurthy
    • G06F17/50
    • G06F17/5027G01R31/318314
    • A system and method is presented for synthesizing both a design under test (DUT) and its test environment (i.e., the testbench for the DUT), into an equivalent structural model suitable for execution on a reconfigurable hardware platform. This may be achieved without any change in the existing verification methodology. Behavioral HDL may be translated into a form that can be executed on a reconfigurable hardware platform. A set of compilation transforms are provided that convert behavioral constructs into RTL constructs that can be directly mapped onto an emulator. Such transforms are provided by introducing the concepts of a behavioral clock and a time advance finite state machine (FSM) that determines simulation time and sequences concurrent computing blocks in the DUT and the testbench.
    • 提出了一种系统和方法,用于将待测设计(DUT)及其测试环境(即DUT的测试台)合并成适用于可重配置硬件平台上执行的等效结构模型。 这可以在现有的验证方法没有任何改变的情况下实现。 行为HDL可以被转换成可以在可重新配置的硬件平台上执行的形式。 提供了一组编译变换,将行为结构转换为可直接映射到仿真器的RTL结构。 通过引入行为时钟和时间推进有限状态机(FSM)的概念来提供这种变换,该时间预测有限状态机(FSM)确定DUT和测试平台中的模拟时间和序列并发计算块。
    • 27. 发明授权
    • Methods and circuitry for built-in self-testing of content addressable memories
    • 用于内容可寻址存储器的内置自检的方法和电路
    • US06609222B1
    • 2003-08-19
    • US09654197
    • 2000-09-01
    • Sanjay GuptaG. F. Randall Gibson
    • Sanjay GuptaG. F. Randall Gibson
    • G01R3128
    • G06F7/74G11C15/00G11C15/04G11C29/14G11C29/26G11C29/816G11C2029/2602
    • Methods for built-in self-test (BIST) testing and circuitry for testing a content addressable memory (CAM) core are provided. In one example, the BIST circuit includes a search port for enabling searches of the CAM core and a maintenance port for enabling addressing of locations of the CAM core. The maintenance port includes writing logic for writing to locations of the CAM core. The BIST circuit also includes a BIST controller for coordinating BIST testing of the CAM core. The BIST controller is capable of performing a BIST search on the CAM core on every cycle through the search port and performing a BIST write at selected times to the CAM core. Thus, the BIST write is capable of being performed in a same cycle as the BIST search permitting at-speed BIST. The BIST controller, performs BIST testing in a manner that limits the number of rows in the CAM that match at any given cycle, thus allowing a low-power BIST operation. The BIST controller can also be configured to coordinate simultaneous BIST testing of two or more CAM cores.
    • 提供了内置自检(BIST)测试方法和用于测试内容可寻址存储器(CAM)内核的电路。 在一个示例中,BIST电路包括用于使得能够搜索CAM核心的搜索端口和用于实现对CAM核心位置的寻址的维护端口。 维护端口包括用于写入CAM核心位置的写入逻辑。 BIST电路还包括用于协调CAM核心的BIST测试的BIST控制器。 BIST控制器能够通过搜索端口在每个周期上对CAM内核执行BIST搜索,并在选定的时间对CAM内核执行BIST写入。 因此,BIST写入能够在与允许高速BIST的BIST搜索相同的周期中执行。 BIST控制器以限制在任何给定周期匹配的CAM数量的方式执行BIST测试,从而允许低功率BIST操作。 BIST控制器还可以配置为协调两个或多个CAM内核的同步BIST测试。
    • 28. 发明授权
    • Network connector for reduced EMI effects
    • 网络连接器,用于降低EMI效应
    • US06450832B1
    • 2002-09-17
    • US09211372
    • 1998-12-14
    • Maximino AguilarSanjay Gupta
    • Maximino AguilarSanjay Gupta
    • H01R300
    • H01R43/01H01R4/2425
    • A connector for use in a network interface including a connector housing, preferably formed of a conductive material such as aluminum. The housing includes a receptacle face that defines a receptacle opening. A receptacle of the connector is attached to an interior surface of the housing and suitable for receiving a terminus of the network cable through the receptacle opening. The connector has a connector circuit including a cable port coupled to the network cable and an interface port coupled to the network interface. The housing defines at least one conduit adapted for receiving a light pipe. Preferably, the network interface provides an Ethernet connection. In one embodiment, the connector circuit includes magnetic components. In the preferred embodiment, the connector comprises an RJ45 connector. The invention further contemplates a network interface integrated within a motherboard, a connector affixed to the mother, an LED attached to the motherboard, and a light pipe. The LED indicates status of the network interface. The light pipe is received within a light pipe conduit of an RJ45 or similar connector such that a first end of the light pipe terminates at a light pipe opening in the receptacle face of the housing and a second end of the light pipe terminates proximal to the LED.
    • 一种用于网络接口的连接器,包括连接器壳体,优选地由诸如铝的导电材料形成。 壳体包括限定容器开口的容器面。 连接器的插座附接到壳体的内表面,并且适于通过插座开口接收网络电缆的终端。 连接器具有连接器电路,该连接器电路包括耦合到网络电缆的电缆端口和耦合到网络接口的接口端口。 壳体限定适于接收光管的至少一个导管。 优选地,网络接口提供以太网连接。 在一个实施例中,连接器电路包括磁性部件。 在优选实施例中,连接器包括RJ45连接器。 本发明进一步考虑了集成在母板内的网络接口,固定在母体上的连接器,连接到母板的LED以及光管。 LED指示灯表示网络接口的状态。 光管被接收在RJ45或类似连接器的光管道内,使得光管的第一端终止在壳体的容器面中的光管开口处,并且光管的第二端终止于 LED。
    • 30. 发明授权
    • Method and apparatus for acoustically driven media filtration
    • 用于声驱动介质过滤的方法和装置
    • US06221258B1
    • 2001-04-24
    • US08861277
    • 1997-05-21
    • Donald L. FekeSanjay GuptaZenon Mandralis
    • Donald L. FekeSanjay GuptaZenon Mandralis
    • B01D3700
    • B01D21/283B01D21/0012B01D24/16B01D24/305B01D24/4631B01D24/4853
    • A method and apparatus for acoustically enhanced particle separation uses a chamber through which flows a fluid containing particles to be separated. A porous medium is disposed within the chamber. A transducer mounted on one wall of the chamber is powered to impose on the porous medium an acoustic field that is resonant to the chamber when filled with the fluid. Under the influence of the resonant acoustic field, the porous medium is able to trap particles substantially smaller than the average pore size of the medium. When the acoustic field is deactivated, the flowing fluid flushes the trapped particles from the porous medium and regenerates the medium. A collection circuit for harvesting the particles flushed from the porous medium is disclosed. Aluminum mesh, polyester foam, and unconsolidated glass beads are disclosed as porous media.
    • 用于声学增强的颗粒分离的方法和装置使用一个室,通过该室流动含有颗粒的流体被分离。 多孔介质设置在室内。 安装在室的一个壁上的传感器被供电以在多孔介质上施加当填充有流体时与腔共振的声场。 在共振声场的影响下,多孔介质能够捕获明显小于介质平均孔径的颗粒。 当声场失效时,流动的流体从多孔介质中冲洗捕获的颗粒并再生介质。 公开了一种用于收集从多孔介质冲洗的颗粒的收集电路。 公开了铝网,聚酯泡沫和未固结的玻璃珠作为多孔介质。