专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US6048740A Ferroelectric nonvolatile transistor and method of making same 有权
标题翻译：铁电非易失性晶体管及其制造方法
公开(公告)号：US6048740A
公开(公告)日：2000-04-11
申请号：US187238
申请日：1998-11-05
申请人： Sheng Teng Hsu , Jer-shen Maa , Fengyang Zhang , Tingkai Li
发明人： Sheng Teng Hsu , Jer-shen Maa , Fengyang Zhang , Tingkai Li
IPC分类号： H01L21/8247 , H01L21/336 , H01L21/8246 , H01L27/10 , H01L27/105 , H01L29/78 , H01L29/788 , H01L29/792 , H01L29/76
CPC分类号： H01L29/6684 , H01L29/78391
摘要： A method of fabricating a ferroelectric memory transistor using a lithographic process having an alignment tolerance of .delta., includes preparing a silicon substrate for construction of a ferroelectric gate unit; implanting boron ions to form a p- well in the substrate; isolating plural device areas on the substrate; forming a FE gate stack surround structure; etching the FE gate stack surround structure to form an opening having a width of L1 to expose the substrate in a gate region; depositing oxide to a thickness of between about 10 nm to 40 nm over the exposed substrate; forming a FE gate stack over the gate region, wherein the FE gate stack has a width of L2, wherein L2.gtoreq.L1+2.delta.; depositing a first insulating layer over the structure; implanting arsenic or phosphorous ions to form a source region and a drain region; annealing the structure; depositing a second insulating layer; and metallizing the structure. A ferroelectric memory transistor includes a silicon substrate having a p- well formed therein; a gate region, a source region and a drain region disposed along the upper surface of said substrate; a FE gate stack surround structure having an opening having a width of L1 located about said gate region; a FE gate stack formed in said FE gate stack surround structure, wherein said FE gate stack has a width of L2, wherein L2.gtoreq.L1+2.delta., wherein .delta. is the alignment tolerance of the lithographic process.
摘要翻译：使用具有三角形对准公差的光刻工艺制造铁电存储晶体管的方法包括制备用于构造铁电栅极单元的硅衬底; 注入硼离子以在衬底中形成p-阱; 隔离基板上的多个器件区域; 形成一个FE门堆栈环绕结构; 蚀刻FE栅堆叠环绕结构以形成宽度为L1的开口，以在栅极区域中露出基板; 在暴露的衬底上沉积氧化物至约10nm至40nm的厚度; 在所述栅极区域上形成FE栅极堆叠，其中所述FE栅极堆叠具有L2的宽度，其中L2> / = L1 +2δ; 在所述结构上沉积第一绝缘层; 注入砷或磷离子以形成源区和漏区; 退火结构; 沉积第二绝缘层; 并且对结构进行金属化。铁电存储晶体管包括其中形成有p-阱的硅衬底; 栅极区域，源极区域和漏极区域，沿着所述衬底的上表面设置; 具有开口的FE栅叠层环绕结构，所述开口具有围绕所述栅区的L1的宽度; 形成在所述FE栅极堆叠环绕结构中的FE栅极堆叠，其中所述FE栅极堆叠具有L2的宽度，其中L2> / = L1 +2δ，其中Δ是光刻工艺的对准公差。

22. 发明授权

US5814537A Method of forming transistor electrodes from directionally deposited silicide 失效
标题翻译：从定向沉积的硅化物形成晶体管电极的方法
公开(公告)号：US5814537A
公开(公告)日：1998-09-29
申请号：US768647
申请日：1996-12-18
申请人： Jer-shen Maa , Sheng Teng Hsu
发明人： Jer-shen Maa , Sheng Teng Hsu
IPC分类号： H01L21/28 , H01L21/336 , H01L29/45 , H01L29/49 , H01L29/78 , H01L29/786 , H01L21/285
CPC分类号： H01L29/66772 , H01L29/458 , H01L29/4908 , H01L29/665 , H01L2924/0002 , Y10S148/147
摘要： A method is provided for forming silicide surfaces on source, drain, and gate electrodes in active devices to decrease the resistance of the electrode surfaces, without consuming the silicon of the electrodes in the process. Silicide is directionally deposited on the electrodes so that a greater thickness accumulates on electrode surfaces, and a lesser thickness accumulates on the gate sidewall surfaces isolating the gate from the source/drain electrodes. Then, the electrodes are isotropically etched so that the lesser thickness on the sidewalls is removed, leaving at least some thickness of silicide covering the electrodes. In further steps, the electrodes are masked with photoresist, and any silicide deposited in the region of field oxide around the electrodes is removed. Conductive lines, connecting to the electrodes across the field oxide, are fabricated from polycide, which includes a level of polysilicon covered with silicide, when the lower resistance surface of a metal-disilicide overlying the conductive line is required. The method of the present invention is applicable to bulk silicon, as well as SIMOX, transistor fabrication processes. An IC structure having different thicknesses of directionally deposited silicide, and a completed MOS transistor having interim thicknesses of directionally deposited silicide, are also provided.
摘要翻译：提供了一种用于在有源器件中的源极，漏极和栅电极上形成硅化物表面以降低电极表面的电阻而不消耗该工艺中的电极的硅的方法。硅化物被定向沉积在电极上，使得更大的厚度积聚在电极表面上，并且较小的厚度积聚在栅极侧壁表面上，隔离栅极与源极/漏极电极。然后，电极被各向同性地蚀刻，以便去除侧壁上较小的厚度，留下覆盖电极的至少一些厚度的硅化物。在其他步骤中，电极被光致抗蚀剂掩蔽，并且去除沉积在电极周围的场氧化物区域中的任何硅化物。当需要覆盖在导电线上的金属二硅化物的较低电阻表面时，由多晶硅半导体制造连接到场氧化物上的电极的导电线，其包括覆盖有硅化物的多晶硅层。本发明的方法可应用于体硅，以及SIMOX晶体管制造工艺。还提供了具有不同厚度的定向沉积的硅化物的IC结构和具有定向沉积的硅化物的中间厚度的完整的MOS晶体管。

23. 发明授权

US06627919B2 Thermally stable nickel germanosilicide formed on SiGe 有权
公开(公告)号：US06627919B2
公开(公告)日：2003-09-30
申请号：US10319312
申请日：2002-12-12
申请人： Jer-shen Maa , Douglas James Tweet , Sheng Teng Hsu
发明人： Jer-shen Maa , Douglas James Tweet , Sheng Teng Hsu
IPC分类号： H01L2976
CPC分类号： H01L21/28525 , H01L21/28518 , H01L29/45
摘要： A thermally stable nickel germanosilicide on SiGe integrated circuit device, and a method of making the same, is disclosed. During fabrication of the device iridium or cobalt is added at the Ni/SiGe interface to decrease the sheet resistance of the device. The device comprising nickel silicide with iridium on SiGe shows thermal stability at temperatures up to 800° C. The device comprising nickel silicide with cobalt on SiGe shows a decrease in the sheet resistance with temperature, i.e., the resistance remains low when annealing temperatures extend up to and beyond 800° C.

24. 发明授权

US06462366B1 Ferroelectric nonvolatile transistor 失效
标题翻译：铁电非易失性晶体管
公开(公告)号：US06462366B1
公开(公告)日：2002-10-08
申请号：US09481674
申请日：2000-01-12
申请人： Sheng Teng Hsu , Jer-shen Maa , Fengyan Zhang , Tingkai Li
发明人： Sheng Teng Hsu , Jer-shen Maa , Fengyan Zhang , Tingkai Li
IPC分类号： H01L2976
CPC分类号： H01L29/6684 , H01L29/78391
摘要： A method of fabricating a ferroelectric memory transistor using a lithographic process having an alignment tolerance of &dgr;, includes preparing a silicon substrate for construction of a ferroelectric gate unit; implanting boron ions to form a p-well in the substrate; isolating plural device areas on the substrate; forming a FE gate stack surround structure; etching the FE gate stack surround structure to form an opening having a width of L1 to expose the substrate in a gate region; depositing oxide to a thickness of between about 10 nm to 40 nm over the exposed substrate; forming a FE gate stack over the gate region, wherein the FE gate stack has a width of L2, wherein L2≧L1+2&dgr;; depositing a first insulating layer over the structure; implanting arsenic or phosphorous ions to form a source region and a drain region; annealing the structure; depositing a second insulating layer; and metallizing the structure. A ferroelectric memory transistor includes a silicon substrate having a p-well formed therein; a gate region, a source region and a drain region disposed along the upper surface of said substrate; a FE gate stack surround structure having an opening having a width of L1 located about said gate region; a FE gate stack formed in said FE gate stack surround structure, wherein said FE gate stack has a width of L2, wherein L2≧L1+2&dgr;, wherein &dgr; is the alignment tolerance of the lithographic process.
摘要翻译：使用具有三角形对准公差的光刻工艺制造铁电存储晶体管的方法包括制备用于构造铁电栅极单元的硅衬底; 注入硼离子以在衬底中形成p阱; 隔离基板上的多个器件区域; 形成一个FE门堆栈环绕结构; 蚀刻FE栅堆叠环绕结构以形成宽度为L1的开口，以在栅极区域中露出基板; 在暴露的衬底上沉积氧化物至约10nm至40nm的厚度; 在所述栅极区域上形成FE栅极堆叠，其中所述FE栅极堆叠具有L2的宽度，其中L2> = L1 + 2delta; 在所述结构上沉积第一绝缘层; 注入砷或磷离子以形成源区和漏区; 退火结构; 沉积第二绝缘层; 并且对所述结构进行金属化。铁电存储晶体管包括其中形成有p阱的硅衬底; 栅极区域，源极区域和漏极区域，沿着所述衬底的上表面设置; 具有开口的FE栅叠层环绕结构，所述开口具有围绕所述栅区的L1的宽度; 形成在所述FE栅极堆叠环绕结构中的FE栅极堆叠，其中所述FE栅极堆叠具有L2的宽度，其中L2> = L1 + 2delta，其中Δ是光刻工艺的对准公差。

25. 发明授权

US06372034B1 PGO solutions for the preparation of PGO thin films via spin coating 有权
标题翻译：用于通过旋涂制备PGO薄膜的PGO溶液
公开(公告)号：US06372034B1
公开(公告)日：2002-04-16
申请号：US09687827
申请日：2000-10-12
申请人： Wei-Wei Zhuang , Jer-shen Maa , Fengyan Zhang , Sheng Teng Hsu
发明人： Wei-Wei Zhuang , Jer-shen Maa , Fengyan Zhang , Sheng Teng Hsu
IPC分类号： H01L2122
CPC分类号： H01L21/31691
摘要： A method of preparing a PGO solution for spin coating includes preparing a 2-methoxyethanol organic solvent; adding Pb(OCH3CO)2.3H2O to the organic solvent at ambient temperature and pressure in a nitrogen-filled glaved box to form Pb in methoxyethanol; refluxing the solution in a nitrogen atmosphere at 150° C. for at least two hours; fractionally distilling the refluxed solution at approximately 150° C. to remove all of the water from the solution; cooling the solution to room temperature; determining the Pb concentration of the solution; adding the 2-methoxyethanol solution to the Pb 2-methoxyethanol until a desired Pb concentration is achieved; combining Ge(OR)4, where R is taken the group of Rs consisting of CH2CH3 and CH(CH3)2, and 2-methoxyethanol; and adding Ge(OR)4 2-methoxyethanol to PbO 2-methoxyethanol to form the PGO solution having a predetermined metal ion concentration and a predetermined Pb:Ge molar ration.
摘要翻译：制备用于旋涂的PGO溶液的方法包括制备2-甲氧基乙醇有机溶剂; 在环境温度和压力下，在氮气充填的玻璃箱中加入Pb（OCH 3 CO）2.3H 2 O至有机溶剂中以在甲氧基乙醇中形成Pb; 将溶液在氮气气氛中在150℃下回流至少2小时; 在大约150℃下将回流的溶液分馏，以从溶液中除去所有的水; 将溶液冷却至室温; 测定溶液的Pb浓度; 将2-甲氧基乙醇溶液加入到Pb 2-甲氧基乙醇中直到达到所需的Pb浓度; 组合Ge（OR）4，其中R是由CH 2 CH 3和CH（CH 3）2组成的基团和2-甲氧基乙醇; 并向PbO 2 - 甲氧基乙醇中加入Ge（OR）4 2-甲氧基乙醇以形成具有预定的金属离子浓度和预定的Pb:Ge摩尔比的PGO溶液。

26. 发明授权

US06236113B1 Iridium composite barrier structure and method for same 有权
标题翻译：铱复合阻挡结构及方法相同
公开(公告)号：US06236113B1
公开(公告)日：2001-05-22
申请号：US09263970
申请日：1999-03-05
申请人： Fengyan Zhang , Jer-shen Maa , Sheng Teng Hsu
发明人： Fengyan Zhang , Jer-shen Maa , Sheng Teng Hsu
IPC分类号： H01L213205
CPC分类号： H01L28/75 , H01L21/28291 , H01L28/55 , H01L29/516
摘要： An Ir combination film has been provided that is useful in forming an electrode of a ferroelectric capacitor. The combination film includes tantalum and oxygen, as well as iridium. The Ir combination film effectively prevents oxygen diffusion, and is resistant to high temperature annealing in oxygen environments. When used with an underlying Ta or TaN layer, the resulting conductive barrier also suppresses to diffusion of Ir into any underlying Si substrates. As a result, Ir silicide products are not formed, which degrade the electrode interface characteristics. That is, the Ir combination film remains conductive, not peeling or forming hillocks, during high temperature annealing processes, even in oxygen. A method for forming an Ir composite film barrier layer and Ir composite film ferroelectric electrode are also provided.
摘要翻译：已经提供了可用于形成铁电电容器的电极的Ir组合膜。组合膜包括钽和氧，以及铱。 Ir组合膜有效防止氧气扩散，并且在氧气环境中耐高温退火。当与下面的Ta或TaN层一起使用时，所得到的导电屏障还抑制Ir扩散到任何下面的Si衬底中。结果，不形成铱硅化物产物，这降低了电极界面的特性。也就是说，即使在氧气中，Ir组合膜在高温退火过程中仍保持导电性，不会剥离或形成小丘。还提供了形成Ir复合膜阻挡层和Ir复合膜铁电电极的方法。

27. 发明申请

US20050153524A1 Strained silicon on insulator from film transfer and relaxation by hydrogen implantation 有权
标题翻译：绝缘体上的应变硅通过氢注入从膜转移和弛豫
公开(公告)号：US20050153524A1
公开(公告)日：2005-07-14
申请号：US10755615
申请日：2004-01-12
申请人： Jer-shen Maa , Jong-Jan Lee , Douglas Tweet , David Evans , Allen Burmaster , Sheng Hsu
发明人： Jer-shen Maa , Jong-Jan Lee , Douglas Tweet , David Evans , Allen Burmaster , Sheng Hsu
IPC分类号： H01L21/762 , H01L21/02 , H01L21/30 , H01L21/46 , H01L27/12
CPC分类号： H01L21/76254
摘要： Transistors fabricated on SSOI (Strained Silicon On Insulator) substrate, which comprises a strained silicon layer disposed directly on an insulator layer, have enhanced device performance due to the strain-induced band modification of the strained silicon device channel and the limited silicon volume because of the insulator layer. The present invention discloses a SSOI substrate fabrication process comprising various novel approaches. One is the use of a thin relaxed SiGe layer as the strain-induced seed layer to facilitate integration and reduce processing cost. Another is the formation of split implant microcracks deep in the silicon substrate to reduce the number of threading dislocations reaching the strained silicon layer. And lastly is the two step annealing/thinning process for the strained silicon/SiGe multilayer film transfer without blister or flaking formation.
摘要翻译：包含直接设置在绝缘体层上的应变硅层的SSOI（应变绝缘体硅）基板上制造的晶体管由于应变诱导的应变硅器件通道的带隙修改而增加了器件性能，并且由于绝缘体层。本发明公开了一种包括各种新方法的SSOI衬底制造工艺。一个是使用薄的松弛SiGe层作为应变诱导的种子层，以促进整合并降低加工成本。另一个是在硅衬底深部形成分裂的植入物微裂纹，以减少到达应变硅层的穿透位错的数量。最后是对应变硅/ SiGe多层膜转移的两步退火/变薄处理，没有起泡或剥落形成。

28. 发明申请

US20060073708A1 Strained silicon on insulator from film transfer and relaxation by hydrogen implantation 有权
标题翻译：绝缘体上的应变硅通过氢注入从膜转移和弛豫
公开(公告)号：US20060073708A1
公开(公告)日：2006-04-06
申请号：US11284326
申请日：2005-11-21
申请人： Jer-shen Maa , Jong-Jan Lee , Douglas Tweet , David Evans , Allen Burmaster , Sheng Hsu
发明人： Jer-shen Maa , Jong-Jan Lee , Douglas Tweet , David Evans , Allen Burmaster , Sheng Hsu
IPC分类号： H01L21/324
CPC分类号： H01L21/76254
摘要： Transistors fabricated on SSOI (Strained Silicon On Insulator) substrate, which comprises a strained silicon layer disposed directly on an insulator layer, have enhanced device performance due to the strain-induced band modification of the strained silicon device channel and the limited silicon volume because of the insulator layer. The present invention discloses SSOI substrate fabrication processes comprising various novel approaches. One is the use of a thin relaxed SiGe layer as the strain-induced seed layer to facilitate integration and reduce processing cost. Another is the formation of split implant microcracks deep in the silicon substrate to reduce the number of threading dislocations reaching the strained silicon layer. And lastly is a two step annealing/thinning process for the strained silicon/SiGe multilayer film transfer without blister or flaking formation.
摘要翻译：包含直接设置在绝缘体层上的应变硅层的SSOI（应变绝缘体硅）基板上制造的晶体管由于应变诱导的应变硅器件通道的带隙修改而增加了器件性能，并且由于绝缘体层。本发明公开了包含各种新颖方法的SSOI衬底制造工艺。一个是使用薄的松弛SiGe层作为应变诱导的种子层，以促进整合并降低加工成本。另一个是在硅衬底深部形成分裂的植入物微裂纹，以减少到达应变硅层的穿透位错的数量。最后是对应变硅/ SiGe多层膜转移进行两步退火/变薄处理，无需起泡或剥落形成。

29. 发明申请

US20050151134A1 Method for isolating silicon germanium dislocation regions in strained-silicon CMOS applications 有权
标题翻译：在应变硅CMOS应用中分离硅锗位错区的方法
公开(公告)号：US20050151134A1
公开(公告)日：2005-07-14
申请号：US11073185
申请日：2005-03-03
申请人： Sheng Hsu , Jong-Jan Lee , Douglas Tweet , Jer-shen Maa
发明人： Sheng Hsu , Jong-Jan Lee , Douglas Tweet , Jer-shen Maa
IPC分类号： H01L21/322 , H01L21/762 , H01L21/8238 , H01L27/092 , H01L27/12 , H01L29/10 , H01L29/78 , H01L29/786 , H01L31/036
CPC分类号： H01L29/1054 , H01L21/76224 , H01L21/823807 , H01L21/823842 , H01L21/823878 , H01L27/1203 , H01L29/78645
摘要： A dual gate strained-Si MOSFET with thin SiGe dislocation regions and a method for fabricating the same are provided. The method comprises: forming a first layer of relaxed SiGe overlying a substrate, having a thickness of less than 5000 Å; forming a second layer of relaxed SiGe overlying the substrate and adjacent to the first layer of SiGe, having a thickness of less than 5000 Å; forming a layer of strained-Si overlying the first and second SiGe layers; forming a shallow trench isolation region interposed between the first SiGe layer and the second SiGe layer; forming an n-well in the substrate and the overlying first layer of SiGe; forming a p-well in the substrate and the overlying second layer of SiGe; forming channel regions, in the strained-Si, and forming PMOS and NMOS transistor source and drain regions.
摘要翻译：提供具有薄SiGe位错区域的双栅应变Si MOSFET及其制造方法。该方法包括：形成覆盖衬底的第一层松弛SiGe，厚度小于5000; 形成第二层弛豫的SiGe，覆盖衬底并与第一层SiGe相邻，厚度小于5000; 形成层叠在第一和第二SiGe层上的应变层; 形成介于所述第一SiGe层和所述第二SiGe层之间的浅沟槽隔离区域; 在衬底和上覆的第一层SiGe中形成n阱; 在衬底和SiGe的上覆第二层中形成p阱; 在应变Si中形成沟道区，并形成PMOS和NMOS晶体管的源极和漏极区。

30. 发明申请

US20120015147A1 Solution Process for Fabricating a Textured Transparent Conductive Oxide (TCO) 失效
标题翻译：用于制造纹理透明导电氧化物（TCO）的溶液工艺
公开(公告)号：US20120015147A1
公开(公告)日：2012-01-19
申请号：US12836300
申请日：2010-07-14
申请人： Jer-shen Maa , Gregory S. Herman , Apostolos T. Voutsas
发明人： Jer-shen Maa , Gregory S. Herman , Apostolos T. Voutsas
IPC分类号： B32B5/16 , F24J2/02 , B05D5/12 , H01L31/052
CPC分类号： H01L31/0236 , H01L31/1884 , Y02E10/50 , Y10T428/24413
摘要： A solution process is provided for forming a textured transparent conductive oxide (TCO) film. The process provides a substrate, and forms a first layer on the substrate of metal oxide nanoparticles such as ZnO, In2O3, or SnO2. The metal oxide nanoparticles have a faceted structure with an average size greater than 100 nanometers (nm). Voids between the metal oxide nanoparticles have a size about equal to the size of the metal oxide nanoparticles. Then, a second layer is formed overlaying the first layer, filling the voids between the nanoparticles of the first layer, and completely covering the substrate. The result is a continuous TCO film having an average surface roughness that is created by the combination of first and second layers.
摘要翻译：提供了一种用于形成织构化的透明导电氧化物（TCO）膜的溶液方法。该方法提供了一种衬底，并在诸如ZnO，In 2 O 3或SnO 2的金属氧化物纳米颗粒的衬底上形成第一层。金属氧化物纳米颗粒具有平均尺寸大于100纳米（nm）的刻面结构。金属氧化物纳米颗粒之间的空隙的尺寸大约等于金属氧化物纳米颗粒的尺寸。然后，形成覆盖第一层的第二层，填充第一层的纳米颗粒之间的空隙，并完全覆盖基底。结果是具有由第一层和第二层的组合产生的平均表面粗糙度的连续的TCO膜。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式