专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US07788417B2 Target device programmer 有权
标题翻译：目标设备编程器
公开(公告)号：US07788417B2
公开(公告)日：2010-08-31
申请号：US11822149
申请日：2007-07-02
申请人： Simon Andrew Ford , Christopher James Styles
发明人： Simon Andrew Ford , Christopher James Styles
IPC分类号： G06F3/00 , G06F13/00
CPC分类号： G06F17/5054
摘要： A programmer 10 for a target device 16 is provided with a mass storage interface 12 for connecting to a host 2 so as to appear as a mass storage device to the host 2. A target programmer 18 is responsive to an image transferred from the host 2 to the programmer 10 to apply that image to the target device 16.
摘要翻译：用于目标设备16的编程器10设置有用于连接到主机2的大容量存储接口12，以便作为大容量存储设备呈现给主机2.目标编程器18响应于从主机2传送的图像到编程器10将该图像应用于目标设备16。

22. 发明申请

US20100106944A1 Data processing apparatus and method for performing rearrangement operations 有权
标题翻译：用于执行重排操作的数据处理装置和方法
公开(公告)号：US20100106944A1
公开(公告)日：2010-04-29
申请号：US12588412
申请日：2009-10-14
申请人： Dominic Hugo Symes , Simon Andrew Ford
发明人： Dominic Hugo Symes , Simon Andrew Ford
IPC分类号： G06F9/30
CPC分类号： G06F9/30021 , G06F7/4812 , G06F9/30014 , G06F9/30018 , G06F9/30029 , G06F9/30032 , G06F9/30036 , G06F9/3004 , G06F9/30043 , G06F9/30109 , G06F9/30112 , G06F9/30138 , G06F9/3016 , G06F9/30167 , G06F9/30189 , G06F9/345 , G06F9/382 , G06F9/3832 , G06F9/3873 , G06F9/3887 , G06F2207/3828
摘要： A data processing apparatus and method are provided for performing rearrangement operations. The data processing apparatus has a register data store with a plurality of registers, each register storing a plurality of data elements. Processing circuitry is responsive to control signals to perform processing operations on the data elements. An instruction decoder is responsive to at least one but no more than N rearrangement instructions, where N is an odd plural number, to generate control signals to control the processing circuitry to perform a rearrangement process at least equivalent to: obtaining as source data elements the data elements stored in N registers of said register data store as identified by the at least one re-arrangement instruction; performing a rearrangement operation to rearrange the source data elements between a regular N-way interleaved order and a de-interleaved order in order to produce a sequence of result data elements; and outputting the sequence of result data elements for storing in the register data store. This provides a particularly efficient technique for performing N-way interleave and de-interleave operations, where N is an odd number, resulting in high performance, low energy consumption, and reduced register use when compared with known prior art techniques.
摘要翻译：提供了一种执行重排操作的数据处理装置和方法。数据处理装置具有具有多个寄存器的寄存器数据存储器，每个寄存器存储多个数据元素。处理电路响应于控制信号来对数据元素执行处理操作。指令解码器响应于至少一个但不超过N个重排指令，其中N是奇数复数，以产生控制信号，以控制处理电路执行至少等同于：作为源数据元素的重新排列过程存储在由所述至少一个重新布置指令识别的所述寄存器数据存储器的N个寄存器中的数据元素; 执行重排操作以在常规N路交错顺序和解交织顺序之间重新排列源数据元素，以便产生结果数据元素的序列; 并输出用于存储在寄存器数据存储器中的结果数据元素的序列。这提供了一种特别有效的技术，用于执行N路交错和解交织操作，其中N是奇数，导致高性能，低能量消耗和降低的寄存器使用，与已知的现有技术相比。

23. 发明申请

US20090031082A1 Accessing a Cache in a Data Processing Apparatus 审中-公开
标题翻译：访问数据处理设备中的缓存
公开(公告)号：US20090031082A1
公开(公告)日：2009-01-29
申请号：US12224725
申请日：2006-03-06
申请人： Simon Andrew Ford , Mrinmoy Ghosh , Emre Ozer , Stuart David Biles
发明人： Simon Andrew Ford , Mrinmoy Ghosh , Emre Ozer , Stuart David Biles
IPC分类号： G06F12/08 , G06F12/00
CPC分类号： G06F12/0864 , G06F2212/1016 , G06F2212/6032 , Y02D10/13
摘要： A data processing apparatus is provided having processing logic for performing a sequence of operations, and a cache having a plurality of segments for storing data values for access by the processing logic. The processing logic is arranged, when access to a data value is required, to issue an access request specifying an address in memory associated with that data value, and the cache is responsive to the address to perform a lookup procedure during which it is determined whether the data value is stored in the cache. Indication logic is provided which, in response to an address portion of the address, provides for each of at least a subject of the segments an indication as to whether the data value is stored in that segment. The indication logic has guardian storage for storing guarding data, and hash logic for performing a hash operation on the address portion in order to reference the guarding data to determine each indication. Each indication indicates whether the data value is either definitely not stored in the associated segment or is potentially stored with the associated segment, and the cache is then operable to use the indications produced by the indication logic to affect the lookup procedure performed in respect of any segment whose associated indication indicates that the data value is definitely not stored in that segment. This technique has been found to provide a particularly power efficient mechanism for accessing the cache.
摘要翻译：提供了具有用于执行操作序列的处理逻辑的数据处理装置，以及具有多个段的高速缓存，用于存储由处理逻辑进行访问的数据值。当需要访问数据值时，处理逻辑被布置为发出指定与该数据值相关联的存储器中的地址的访问请求，并且高速缓存响应于地址以执行查找过程，在该过程中确定是否数据值存储在缓存中。提供指示逻辑，响应于地址的地址部分，为段中的至少一个对象提供关于数据值是否存储在该段中的指示。指示逻辑具有用于存储保护数据的保护存储和用于对地址部分执行散列操作的散列逻辑，以引用保护数据来确定每个指示。每个指示指示数据值是否绝对不存储在相关联的段中或潜在地与相关联的段相关联，并且高速缓存然后可操作地使用由指示逻辑产生的指示来影响关于任何其相关联的指示表明数据值绝对不存储在该段中。已经发现这种技术提供了用于访问高速缓存的特别有效的机构。

24. 发明授权

US08762744B2 Energy management system configured to generate energy management information indicative of an energy state of processing elements 有权
标题翻译：能量管理系统被配置为产生指示处理元件的能量状态的能量管理信息
公开(公告)号：US08762744B2
公开(公告)日：2014-06-24
申请号：US12085962
申请日：2005-12-06
申请人： Simon Andrew Ford , Daryl Wayne Bradley , George James Milne , John Michael Horley
发明人： Simon Andrew Ford , Daryl Wayne Bradley , George James Milne , John Michael Horley
IPC分类号： G06F1/00 , G06F1/26
CPC分类号： G06F1/3203
摘要： A data processing apparatus and methods are disclosed. The data processing apparatus comprises: data processing elements operable to process data; an energy management unit operable to generate energy management information indicative of an energy state of at least one of the data processing elements when processing said data; and logic operable to receive said energy management information and to generate energy management information items associating said energy state with the processing of said data. The information items can provide visibility of how the Energy State of the data processing elements vary in response to the processing of data. Providing this visibility of the Energy State can advantageously enable more detailed the energy management to be performed and the Energy State of the data processing elements to be optimized.
摘要翻译：公开了一种数据处理装置和方法。数据处理装置包括：可操作以处理数据的数据处理元件; 能量管理单元，用于在处理所述数据时产生指示所述数据处理元件中的至少一个的能量状态的能量管理信息; 以及可操作以接收所述能量管理信息并产生将所述能量状态与所述数据的处理相关联的能量管理信息项的逻辑。信息项可以提供对数据处理元件的能量状态如何响应于数据处理而变化的可见性。提供能量状态的这种可见性可以有利地使得能够更详细地执行能量管理并且优化数据处理元件的能量状态。

25. 发明授权

US08160861B2 System and method for modelling a hardware component of a data processing apparatus 有权
标题翻译：用于建模数据处理装置的硬件部件的系统和方法
公开(公告)号：US08160861B2
公开(公告)日：2012-04-17
申请号：US12007634
申请日：2008-01-14
申请人： Simon Andrew Ford , Paul Halliday Peeling
发明人： Simon Andrew Ford , Paul Halliday Peeling
IPC分类号： G06F9/44
CPC分类号： G06F17/5045 , G06F2217/78
摘要： The system comprises a component model for modelling aspects of the hardware component, and feature extraction logic for extending the component model to cause the component model, when executing, to output one or more features identifying execution behavior of the component model. A statistical model is then arranged to receive the one or more features output by the component model, and to generate the output dependent on one or more features. The component model may not explicitly model features that can be used to effectively predict values of the observable property, features that a statistical model depends on may still be captured in the underlying logic and implementation of the component model. By extracting features identifying execution behavior of the component model, this can provide a suitable input to the statistical model.
摘要翻译：该系统包括用于建模硬件组件的组件的组件模型以及用于扩展组件模型以在执行时使组件模型输出识别组件模型的执行行为的一个或多个特征的特征提取逻辑。然后布置统计模型以接收由组件模型输出的一个或多个特征，并且生成取决于一个或多个特征的输出。组件模型可能未明确地模拟可用于有效预测可观察属性的特征的特征，统计模型依赖的特征可能仍然可以在基础逻辑和组件模型的实现中捕获。通过提取识别组件模型的执行行为的特征，可以为统计模型提供合适的输入。

26. 发明申请

US20110173482A1 Data processing apparatus and method for providing fault tolerance when executing a sequence of data processing operations 有权
标题翻译：用于在执行数据处理操作序列时提供容错的数据处理装置和方法
公开(公告)号：US20110173482A1
公开(公告)日：2011-07-14
申请号：US12656068
申请日：2010-01-14
申请人： Antony John Penton , Simon Andrew Ford , Andrew Christopher Rose
发明人： Antony John Penton , Simon Andrew Ford , Andrew Christopher Rose
IPC分类号： G06F11/07 , G06F11/28
CPC分类号： G06F11/1641
摘要： A data processing apparatus and method provide fault tolerance when executing a sequence of data processing operations. The data processing apparatus has processing circuitry for performing the sequence of data processing operations, and a redundant copy of that processing circuitry for operating in parallel with the processing circuitry, and for performing the same sequence of data processing operations. Error detection circuitry detects an error condition when output data generated by the processing circuitry differs from corresponding output data generated by the redundant copy. Shared prediction circuitry generates predicted data input to both the processing circuitry and the redundant copy, with the processing circuitry and redundant copy then performing speculative processing of one or more data processing operations in dependence on that predicted data. Each of the processing circuitry and the redundant copy include checking circuitry for determining whether the speculative processing was correct, and initiating corrective action if the speculative processing was not correct. By sharing the prediction circuitry rather than replicating it within both the processing circuitry and the redundant copy, significant area and power consumption benefits can be achieved without affecting the ability of the apparatus to detect faults.
摘要翻译：数据处理装置和方法在执行数据处理操作的序列时提供容错。数据处理装置具有用于执行数据处理操作序列的处理电路，以及用于与处理电路并联操作并用于执行相同数据处理操作序列的该处理电路的冗余副本。当由处理电路产生的输出数据与由冗余副本产生的相应输出数据不同时，错误检测电路检测错误状况。共享预测电路产生输入到处理电路和冗余副本的预测数据，处理电路和冗余副本然后根据该预测数据执行一个或多个数据处理操作的推测处理。处理电路和冗余副本中的每一个包括用于确定推测性处理是否正确的检查电路，以及如果推测性处理不正确则启动校正动作。通过共享预测电路而不是在处理电路和冗余副本中进行复制，可以在不影响设备检测故障的能力的情况下实现显着的面积和功耗优点。

27. 发明授权

US07747667B2 Data processing apparatus and method for determining an initial estimate of a result value of a reciprocal operation 有权
标题翻译：用于确定倒数操作的结果值的初始估计的数据处理装置和方法
公开(公告)号：US07747667B2
公开(公告)日：2010-06-29
申请号：US11058421
申请日：2005-02-16
申请人： David Raymond Lutz , Christopher Neal Hinds , Dominic Hugo Symes , Simon Andrew Ford
发明人： David Raymond Lutz , Christopher Neal Hinds , Dominic Hugo Symes , Simon Andrew Ford
IPC分类号： G06F7/38
CPC分类号： G06F7/535 , G06F9/30014 , G06F9/3004 , G06F2207/3824 , G06F2207/5354 , G06F2207/5355 , G06F2207/5356
摘要： A data processing apparatus and method generate an initial estimate of a result value that would be produced by performing a reciprocal operation on an input value. The input value and the result value are either fixed point values or floating point values. The data processing apparatus comprises processing logic for executing instructions to perform data processing operations on data, and a lookup table referenced by the processing logic during generation of the initial estimate of the result value. The processing logic is responsive to an estimate instruction to reference the lookup table to generate, dependent on a modified input value that is within a predetermined range of values, a table output value. For a particular modified input value, the same table output value is generated irrespective of whether the input value is a fixed point value or a floating point value. The initial estimate of the result value is then derivable from the table output value. This provides a particularly efficient technique for performing the initial estimate generation within a data processing apparatus where the reciprocal operation may be performed on either fixed point values or floating point values.
摘要翻译：数据处理装置和方法生成对通过对输入值执行倒数操作而产生的结果值的初始估计。输入值和结果值是固定点值或浮点值。该数据处理装置包括执行用于对数据执行数据处理操作的指令的处理逻辑，以及在生成结果值的初始估计期间由处理逻辑引用的查找表。处理逻辑响应于估计指令以引用查找表，以根据在预定范围内的修改的输入值来生成表输出值。对于特定的修改输入值，无论输入值是固定点值还是浮点值，都会生成相同的表格输出值。结果值的初始估计值可从表输出值推导出来。这提供了用于在数据处理装置中执行初始估计生成的特别有效的技术，其中可以对固定点值或浮点值执行倒数操作。

28. 发明申请

US20100088524A1 Data processing on a non-volatile mass storage device 有权
标题翻译：在非易失性大容量存储设备上进行数据处理
公开(公告)号：US20100088524A1
公开(公告)日：2010-04-08
申请号：US12285516
申请日：2008-10-07
申请人： Simon Andrew Ford , Christopher James Styles
发明人： Simon Andrew Ford , Christopher James Styles
IPC分类号： G06F12/14 , G06F7/00 , G06F12/00 , G06F17/30
CPC分类号： G06F17/302 , G06F17/30876 , G06F17/30896 , G06F21/123 , G06F21/56 , G06F21/71 , G06F21/78 , G06F21/80 , G06F2221/2129 , H04L63/061
摘要： A non-volatile mass storage device is provided comprising memory circuitry accessible to a host data processing device via a communication link. The non-volatile mass storage device comprises processing circuitry for locally accessing the memory circuitry of the file system and is capable of triggering generation of a file for storage on the memory circuitry by connection of the non-volatile mass storage device to the host data processing device. The generated file comprises information dependent upon a state of the non-volatile mass storage device. A corresponding method of operating a non-volatile mass storage device is provided and a computer program is provided for obtaining the information dependent upon the state of the non-volatile mass storage device, for locally accessing the memory circuitry and for generating the file for storage on the memory circuitry.
摘要翻译：提供了一种非易失性大容量存储装置，其包括经由通信链路可由主机数据处理装置访问的存储器电路。非挥发性大容量存储设备包括用于本地访问文件系统的存储器电路的处理电路，并且能够通过将非易失性大容量存储设备连接到主机数据处理来触发用于存储在存储器电路上的文件的生成设备。所生成的文件包括取决于非易失性大容量存储设备的状态的信息。提供了操作非易失性大容量存储设备的相应方法，并且提供了一种计算机程序，用于根据非易失性大容量存储设备的状态获得信息，用于本地访问存储器电路并生成用于存储的文件在存储器电路上。

29. 发明申请

US20090254767A1 Energy Management 有权
标题翻译：能源管理
公开(公告)号：US20090254767A1
公开(公告)日：2009-10-08
申请号：US12085962
申请日：2005-12-06
申请人： Simon Andrew Ford , Daryl Wayne Bradley , George James Milnb , John Michael Horley
发明人： Simon Andrew Ford , Daryl Wayne Bradley , George James Milnb , John Michael Horley
IPC分类号： G06F1/32
CPC分类号： G06F1/3203
摘要： A data processing apparatus and methods are disclosed. The data processing apparatus comprises: data processing elements operable to process data; an energy management unit operable to generate energy management information indicative of an energy state of at least one of the data processing elements when processing said data; and logic operable to receive said energy management information and to generate energy management information items associating said energy state with the processing of said data. The information items can provide visibility of how the Energy State of the data processing elements vary in response to the processing of data. Providing this visibility of the Energy State can advantageously enable more detailed the energy management to be performed and the Energy State of the data processing elements to be optimized.
摘要翻译：公开了一种数据处理装置和方法。数据处理装置包括：可操作以处理数据的数据处理元件; 能量管理单元，用于在处理所述数据时产生指示所述数据处理元件中的至少一个的能量状态的能量管理信息; 以及可操作以接收所述能量管理信息并产生将所述能量状态与所述数据的处理相关联的能量管理信息项的逻辑。信息项可以提供对数据处理元件的能量状态如何响应于数据处理而变化的可见性。提供能量状态的这种可见性可以有利地使得能够更详细地执行能量管理并且优化数据处理元件的能量状态。

30. 发明申请

US20090044086A1 Error correction in a set associative storage device 有权
标题翻译：集合关联存储设备中的纠错
公开(公告)号：US20090044086A1
公开(公告)日：2009-02-12
申请号：US12222085
申请日：2008-08-01
申请人： Simon John Craske , Andrew Christopher Rose , Paul Stanley Hughes , Antony John Penton , Richard York , Simon Andrew Ford , Stuart David Biles , Alex James Waugh
发明人： Simon John Craske , Andrew Christopher Rose , Paul Stanley Hughes , Antony John Penton , Richard York , Simon Andrew Ford , Stuart David Biles , Alex James Waugh
IPC分类号： G06F11/30
CPC分类号： G06F11/1064
摘要： A data processing apparatus is provided comprising processing circuitry for performing data processing operations, a set associative storage device for storing data values for access by the processing circuitry when performing data processing operations, error detection circuitry for performing, for each access to the storage device, an error detection operation on the data value accessed, and maintenance circuitry associated with the storage device for performing one or more maintenance operations. The processing circuitry is arranged to issue an error detection maintenance request to the maintenance circuitry specifying at least one specific physical location within the storage device, and the maintenance circuitry is responsive to the error detection maintenance request to perform at least one dummy access to the at least one specific physical location within the storage device and to provide the processing circuitry with error status information derived from the error detection operation performed by the error detection circuitry in respect of said at least one dummy access.
摘要翻译：提供了一种数据处理装置，包括用于执行数据处理操作的处理电路，用于在执行数据处理操作时存储由处理电路进行访问的数据值的组合关联存储装置，用于对存储装置的每次访问执行的错误检测电路，对所访问的数据值的错误检测操作，以及与存储设备相关联的用于执行一个或多个维护操作的维护电路。处理电路被布置为向维护电路发出指示存储设备内的至少一个特定物理位置的错误检测维护请求，并且维护电路响应于错误检测维护请求，以对至少一个虚拟访问在所述存储设备内的至少一个特定的物理位置，并且为所述处理电路提供由所述错误检测电路针对所述至少一个虚拟访问执行的错误检测操作导出的错误状态信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式