专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US4763111A Door closer having sound generating function 失效
标题翻译：具有声音发生功能的闭门器
公开(公告)号：US4763111A
公开(公告)日：1988-08-09
申请号：US772803
申请日：1985-09-05
申请人： Isamu Matsuo , Junji Mori
发明人： Isamu Matsuo , Junji Mori
IPC分类号： G08B3/10 , G08B13/08 , H01H3/16
CPC分类号： G08B13/08 , G08B3/10
摘要： A door closer which is capable of issuing a selected sound or remaining silent when the associated door is opened and which can be mounted on an existing door opener mechanism. Two covers are provided which are mounted on opposite ends of a door closer mechanism body. One of the two covers carries a speaker, while the other carries a sound generating circuit, sensors, and a changeover switch. The changeover switch is used for selecting among, for instance, an alarm sound, a melody chime, and silence. An operating lever for the changeover switch extends through the cover to the outside for ease of selection.
摘要翻译：一种门关闭器，其能够在相关门打开并且可以安装在现有的开门机构上时发出选定的声音或保持静音。设置有两个安装在门关闭机构主体的相对端上的盖。两个盖中的一个承载扬声器，而另一个承载声音发生电路，传感器和切换开关。切换开关用于在例如闹钟声，旋律钟和静音之间进行选择。用于切换开关的操作杆通过盖延伸到外部以便于选择。

12. 发明授权

US08263294B2 Lithographic mask and manufacturing method thereof 有权
标题翻译：平版印刷掩模及其制造方法
公开(公告)号：US08263294B2
公开(公告)日：2012-09-11
申请号：US12511415
申请日：2009-07-29
申请人： Junji Mori , Katsuhiro Takushima
发明人： Junji Mori , Katsuhiro Takushima
IPC分类号： G03F1/68 , G03F1/82
CPC分类号： G03F1/32 , G03F1/82
摘要： Cleaning is carried out by using a sulfuric acid type detergent at a resist stripping and cleaning step (step 5) in a semitranslucent portion forming process and a resist stripping and cleaning step (step 10) in a shielding band forming process, and a sulfuric acid removing step of partially or wholly removing a surface layer portion in a pattern into which a sulfate ion is adsorbed is then carried out to effectively remove the adsorbed sulfate ion.
摘要翻译：在半透明部分形成工艺中的抗蚀剂剥离和清洁步骤（步骤5）中使用硫酸型洗涤剂进行清洁，并且在屏蔽带形成过程中进行抗蚀剂剥离和清洁步骤（步骤10），并且将硫酸然后进行部分或全部除去吸附有硫酸根离子的图案中的表层部的除去工序，以有效地除去吸附的硫酸根离子。

13. 发明申请

US20060041806A1 Testing method for semiconductor device and testing circuit for semiconductor device 审中-公开
标题翻译：半导体器件的测试方法和半导体器件的测试电路
公开(公告)号：US20060041806A1
公开(公告)日：2006-02-23
申请号：US11098411
申请日：2005-04-05
申请人： Kohei Okada , Junji Mori
发明人： Kohei Okada , Junji Mori
IPC分类号： G01R31/28
CPC分类号： G01R31/318594
摘要： There is provided a testing method for a semiconductor device which has a test object circuit, a non-test object circuit, and a plurality of register circuits which carry out fetching and holding of data based on a clock signal, the semiconductor device including a plurality of first scan chains configured such that the register circuits in the test object circuit are serially connected, and a plurality of second scan chains configured such that the register circuits in the non-test object circuit are serially connected, the testing method including: providing test data to the first and second scan chains, and inputting the clock signal to the first scan chains, not inputting the clock signal to the second scan chains.
摘要翻译：提供一种半导体器件的测试方法，其具有测试对象电路，非测试对象电路以及基于时钟信号执行数据取出和保持的多个寄存器电路，该半导体器件包括多个第一扫描链被配置为使得测试对象电路中的寄存器电路串联，并且多个第二扫描链被配置为使得非测试对象电路中的寄存器电路串联连接，所述测试方法包括：提供测试数据到第一和第二扫描链，以及将时钟信号输入到第一扫描链，而不是将时钟信号输入到第二扫描链。

14. 发明授权

US5701518A Waterproof camera 失效
标题翻译：防水摄像头
公开(公告)号：US5701518A
公开(公告)日：1997-12-23
申请号：US598023
申请日：1996-02-07
申请人： Tsutomu Honda , Hisanori Itoh , Takuya Ueno , Junji Mori , Hiroyuki Matsumoto , Yasushi Hasegawa , Hideo Kajita
发明人： Tsutomu Honda , Hisanori Itoh , Takuya Ueno , Junji Mori , Hiroyuki Matsumoto , Yasushi Hasegawa , Hideo Kajita
IPC分类号： G03B17/08 , G03B17/14 , G03B17/00
CPC分类号： G03B17/08
摘要： A waterproof camera to which an interchangeable lens unit having a waterproof construction is mounted. The waterproof camera has a lens mount provided in a camera body and to which the interchangeable lens unit is removably mounted, a ring-shaped flange provided in the lens mount and which positions the interchangeable lens unit relative to the camera camera body, an engaging member provided at an outer circumference of the ring-shaped flange and which engages with the outer circumference of one end of the interchangeable lens unit, and a waterproof member which is in pressing contact with an area of engagement between the engaging member and the outer circumference of one end of the interchangeable lens unit and prevents water from penetrating in the area of engagement.
摘要翻译：具有安装有防水结构的可互换镜头单元的防水相机。防水照相机具有设置在照相机主体中并且可互换透镜单元可拆卸地安装在其上的透镜座，设置在透镜座中并且可互换透镜单元相对于相机照相机主体定位的环形凸缘，接合构件设置在所述环形凸缘的外周并且与所述可互换透镜单元的一端的外周接合;以及防水构件，所述防水构件与所述接合构件与所述可互换透镜单元的外周之间的接合区域可互换透镜单元的一端，并防止水在接合区域中渗透。

15. 发明授权

US5177703A Division circuit using higher radices 失效
标题翻译：分割电路使用较高的radices
公开(公告)号：US5177703A
公开(公告)日：1993-01-05
申请号：US796426
申请日：1991-11-22
申请人： Junji Mori
发明人： Junji Mori
IPC分类号： G06F7/537 , G06F7/52 , G06F7/535
CPC分类号： G06F7/535
摘要： A division circuit having a plurality of stages based on a repeat arithmetic operation method, with each stage having: a constant multiplier for multiplying a divisor by a predetermined constant multiple; a carry save type adder (CSA) for performing an addition operation between a dividend and the constant multiple value of the divisor provided from the constant multiplier, then for outputting a sum component and a carry component as a result of the addition operation; shifters for shifting the sum component and the carry component by a shift amount in accordance with a radix, respectively; a carry propagation adder (CPA) for performing an addition operation between the upper bits of the shifted sum component and the shifted carry component obtained by the shifter by predetermined bits; and comparators for outputting a part of a quotient having a plurality of bits by comparing the result obtained by the CPA and the constant multiple value of the divisor, then for determining the value of the constant multiple of the constant multiplier based on the comparison result. In the division circuit, the value of the constant multiple at the following constant multiplier is determined by the output of the comparator and the output of the CPA, the sum component and the carry component obtained by the CSA are provided to a CSA in the following stage, and the dividend and zero in place of the sum component and the carry component are input to the CSA in the first stage.
摘要翻译：一种分割电路，具有基于重复算术运算方法的多个级，每级具有：用除数除以预定常数倍的常数乘法器; 进位保存型加法器（CSA），用于执行除数和从常数乘数提供的除数的常数倍数之间的相加运算，然后作为加法运算的结果输出和分量和进位分量; 移位器，用于分别根据基数将和分量和进位分量移位移位量; 一个进位传播加法器（CPA），用于在移位的和分量的高位和由移位器获得的移位的进位分量之间执行预定位的加法运算; 以及比较器，用于通过比较由CPA获得的结果和除数的常数倍数来输出具有多个比特的商的一部分，然后基于比较结果确定常数倍数的常数倍的值。在除法电路中，以下常数乘法器的常数倍数值由比较器的输出决定，并且CPA的输出，由CSA获得的和分量和进位分量的输出提供给CSA 在第一阶段向CSA输入除数和零代替和分量和进位分量。

16. 发明申请

US20120156597A1 LITHOGRAPHIC MASK AND MANUFACTURING METHOD THEREOF 有权
标题翻译： LITHOGRAPHIC MASK及其制造方法
公开(公告)号：US20120156597A1
公开(公告)日：2012-06-21
申请号：US13402363
申请日：2012-02-22
申请人： Junji Mori , Katsuhiro Takushima
发明人： Junji Mori , Katsuhiro Takushima
IPC分类号： G03F1/82
CPC分类号： G03F1/32 , G03F1/82
摘要： Cleaning is carried out by using a sulfuric acid type detergent at a resist stripping and cleaning step (step 5) in a semitranslucent portion forming process and a resist stripping and cleaning step (step 10) in a shielding band forming process, and a sulfuric acid removing step of partially or wholly removing a surface layer portion in a pattern into which a sulfate ion is adsorbed is then carried out to effectively remove the adsorbed sulfate ion.
摘要翻译：在半透明部分形成工艺中的抗蚀剂剥离和清洁步骤（步骤5）中使用硫酸型洗涤剂进行清洁，并且在屏蔽带形成过程中进行抗蚀剂剥离和清洁步骤（步骤10），并且将硫酸然后进行部分或全部除去吸附有硫酸根离子的图案中的表层部的除去工序，以有效地除去吸附的硫酸根离子。

17. 发明授权

US07149944B2 Semiconductor integrated circuit device equipped with read sequencer and write sequencer 失效
标题翻译：半导体集成电路器件配有读序器和写定序器
公开(公告)号：US07149944B2
公开(公告)日：2006-12-12
申请号：US10852486
申请日：2004-05-25
申请人： Hiroyuki Okawa , Junji Mori
发明人： Hiroyuki Okawa , Junji Mori
IPC分类号： G01R31/28
CPC分类号： G11C29/1201 , G11C29/16
摘要： A semiconductor integrated circuit device includes a semiconductor memory circuit device, a first sequencer, and a second sequencer. The semiconductor memory circuit device stores data. The first sequencer controls writing of data into the semiconductor memory circuit device. The second sequencer controls reading of data from the semiconductor memory circuit device.
摘要翻译：半导体集成电路器件包括半导体存储器电路器件，第一定序器和第二定序器。半导体存储电路装置存储数据。第一定序器控制将数据写入半导体存储器电路器件。第二定序器控制从半导体存储器电路器件读取数据。

18. 发明授权

US6003142A Test facilitating circuit of microprocessor 失效
标题翻译：微处理器测试促进电路
公开(公告)号：US6003142A
公开(公告)日：1999-12-14
申请号：US988475
申请日：1997-12-10
申请人： Junji Mori
发明人： Junji Mori
IPC分类号： G06F11/22 , G06F11/267 , G06F12/08 , G06F15/78 , G06F11/00
CPC分类号： G06F11/2236
摘要： A test facilitating circuit of a microprocessor has a mode register (11). If data stored in the mode register indicates a test mode, the test facilitating circuit uses a test mode function of a cache memory (1), to execute a test program written in the cache memory irrespective of the resetting of the microprocessor. The test program carries out a built-in test on internal circuits of the microprocessor. Results of the test are stored in the cache memory. After the test, an external tester reads the test results out of the cache memory and examines them.
摘要翻译：微处理器的测试促进电路具有模式寄存器（11）。如果存储在模式寄存器中的数据指示测试模式，则测试便利电路使用高速缓存存储器（1）的测试模式功能来执行写入高速缓冲存储器中的测试程序，而不管微处理器的重置。测试程序对微处理器的内部电路进行内置测试。测试结果存储在缓存中。测试结束后，外部测试人员将测试结果从缓存中读出并进行检查。

19. 发明授权

US5414822A Method and apparatus for branch prediction using branch prediction table with improved branch prediction effectiveness 失效
标题翻译：使用具有改进的分支预测有效性的分支预测表进行分支预测的方法和装置
公开(公告)号：US5414822A
公开(公告)日：1995-05-09
申请号：US863181
申请日：1992-04-03
申请人： Mitsuo Saito , Takeshi Aikawa , Junji Mori
发明人： Mitsuo Saito , Takeshi Aikawa , Junji Mori
IPC分类号： G06F9/38
CPC分类号： G06F9/3885 , G06F9/3806 , G06F9/3844
摘要： The branch prediction using a branch prediction table formed by an associative memory which is applicable to a super scalar processor without causing confusion in the branch prediction. The branch prediction uses a branch prediction table for registering entries, each entry including a branching address, a branch target address, and an instruction position indicating a position of the predicted branch instruction in group of instructions to be executed concurrently, or an entry address indicating a position of each entry in the associative memory of the table. A correctness of the predicted branch instruction is checked by using actual branch target address and/or actual instruction position of actual branch instruction encountered in the actual execution of presently fetched instructions. When the predicted branch instruction is incorrect, instructions fetched at a next processing timing are invalidated and the entry in the table is rewritten.
摘要翻译：该分支预测使用由适用于超标量处理器的关联存储器形成的分支预测表，而不会导致分支预测中的混淆。分支预测使用用于登记条目的分支预测表，每个条目包括分支地址，分支目标地址和指示同时执行的指令组中的预测分支指令的位置的指示位置，或指示每个条目在表的关联记忆中的位置。通过使用实际分支目标地址和/或在当前取得的指令的实际执行中遇到的实际分支指令的实际指令位置来检查预测分支指令的正确性。当预测分支指令不正确时，在下一个处理定时取出的指令无效，表中的条目被重写。

20. 发明授权

US5367486A Semiconductor memory device capable of correctly and serially reading stored data signals 失效
标题翻译：半导体存储器件能够正确和串行地读取存储的数据信号
公开(公告)号：US5367486A
公开(公告)日：1994-11-22
申请号：US765764
申请日：1991-09-26
申请人： Junji Mori , Takayuki Miyamoto
发明人： Junji Mori , Takayuki Miyamoto
IPC分类号： G11C8/04 , G11C7/10 , G11C11/401 , G11C11/4096 , G11C11/418 , H01L21/8242 , H01L27/108 , G11C13/00
CPC分类号： G11C11/4096 , G11C7/1051
摘要： In a serial memory, data signal holding circuits for temporarily holding data read from memory cells are provided as a data register. One holding circuit includes a latch circuit and capacitors connected to input/output nodes of the latch circuit, respectively. The capacitors contribute to stabilizing the latch function by the latch circuit. Therefore, when transistors turn on in response to a serial selection signal at a high level, the latch circuit is prevented from being inverted by the potentials of a serial bus line pair. Accordingly, generation of reading errors is prevented.
摘要翻译：在串行存储器中，提供用于临时保存从存储单元读取的数据的数据信号保持电路作为数据寄存器。一个保持电路包括分别与锁存电路的输入/输出节点连接的锁存电路和电容器。电容器有助于通过锁存电路稳定锁存功能。因此，当晶体管响应于高电平的串行选择信号而导通时，防止锁存电路被串行总线对的电位反相。因此，防止读取错误的产生。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式