专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US06385726B1 Software license protection via cryptography 失效
标题翻译：通过密码学软件许可证保护
公开(公告)号：US06385726B1
公开(公告)日：2002-05-07
申请号：US08825676
申请日：1997-03-20
申请人： Takayuki Hasebe , Naoya Torii , Masahiko Takenaka
发明人： Takayuki Hasebe , Naoya Torii , Masahiko Takenaka
IPC分类号： G06F124
CPC分类号： H04N21/2541 , G06F21/10
摘要： A contents utilizing management apparatus includes a utilizing condition storing unit for storing a utilizing condition corresponding to a sum of money of purchased authorization of contents, a determination unit, coupled to a plurality of computers in which contents are utilized, for determining, based on the utilizing condition of the contents referring to a utilizing request supplied from one of the plurality of computers, whether the contents can be utilized, and a utilizing permission unit for supplying permission to utilize the contents to the one of the plurality of computers when the determination unit determines that the contents can be utilized.
摘要翻译：内容利用管理装置包括：利用条件存储部，存储与内容的购买授权的金额相对应的利用条件;连接到使用内容的多个计算机的判定部，基于利用所述内容的条件参照从所述多台计算机之一提供的利用请求，所述内容是否可以被利用;以及利用许可单元，用于当所述确定单元向所述多个计算机中的一个计算机提供使用所述内容的许可时确定可以利用内容。

12. 发明授权

US5917908A File protection system, software utilization system using the file protection system and storage medium used in the software utilization system 失效
标题翻译：文件保护系统，使用软件利用系统中使用的文件保护系统和存储介质的软件利用系统
公开(公告)号：US5917908A
公开(公告)日：1999-06-29
申请号：US623682
申请日：1996-03-29
申请人： Masahiko Takenaka , Takayuki Hasebe , Naoya Torii , Noboru Iwayama
发明人： Masahiko Takenaka , Takayuki Hasebe , Naoya Torii , Noboru Iwayama
IPC分类号： G06F12/00 , G06F1/00 , G06F12/14 , G06F21/00 , G06F21/22 , G06F21/24 , G11B20/00 , G11B23/28 , G11B27/10 , G11B27/32 , H04K1/00 , H04L9/00
CPC分类号： G11B27/329 , G06F21/6218 , G11B20/00086 , G11B20/00123 , G11B20/0021 , G11B20/00224 , G11B20/00246 , G11B20/0071 , G11B27/105 , G06F2211/007 , G11B23/28
摘要： A file protection system for protecting a file which is stored in a storage unit includes a storage position deciding unit for deciding a positional-information corresponding to an area in which information of the file is stored in the storage unit and an encryption unit for encrypting the information of the file in accordance with a predetermined algorithm using at least a part of the positional-information decided by the storage position deciding unit. Information obtained by the encryption unit is stored in the area identified by the positional-information in the storage unit. A file protection system is operable when information of a file which was encrypted as described above is read out from a storage unit. The file protection system includes a decryption unit for decrypting the encrypted information of the file which is read out from an area in the storage unit using information corresponding the area, an extracting unit for extracting the positional-information from information obtained by the decryption unit, and a determination unit for determining whether or not the positional-information extracted by the extracting unit is equal to corresponding positional-information which is at least a part of the information corresponding to the area from which the encrypted information of the file is read out. When the determination unit determines that two pieces of positional-information are not equal to each other, it is determined that the information obtained by the decryption unit does not include correct information of the file.
摘要翻译：用于保护存储在存储单元中的文件的文件保护系统包括：存储位置确定单元，用于确定与存储在存储单元中的文件的信息相对应的区域的位置信息;以及加密单元，使用由存储位置决定单元决定的位置信息的至少一部分，根据预定算法对文件进行信息。由加密单元获得的信息被存储在由存储单元中的位置信息识别的区域中。当从存储单元读出如上所述加密的文件的信息时，文件保护系统可操作。文件保护系统包括：解密单元，用于使用与该区域对应的信息从存储单元中的区域读出的文件的加密信息解密;提取单元，用于从由解密单元获得的信息中提取位置信息; 以及确定单元，用于确定由提取单元提取的位置信息是否等于对应于与读取文件的加密信息的区域相对应的信息的至少一部分的对应位置信息。当确定单元确定两个位置信息彼此不相等时，确定由解密单元获得的信息不包括文件的正确信息。

13. 发明授权

US5832083A Method and device for utilizing data content 失效
标题翻译：利用数据内容的方法和装置
公开(公告)号：US5832083A
公开(公告)日：1998-11-03
申请号：US509285
申请日：1995-07-31
申请人： Noboru Iwayama , Naoya Torii , Takayuki Hasebe , Masahiko Takenaka , Masahiro Matsuda
发明人： Noboru Iwayama , Naoya Torii , Takayuki Hasebe , Masahiko Takenaka , Masahiro Matsuda
IPC分类号： G06F12/14 , G06F12/00 , G06F21/24 , G09C1/00 , H04L9/06 , H04L9/08 , H04L9/10 , H04L9/14 , H04K1/00
CPC分类号： H04L9/0822 , H04L9/0866 , H04L2209/60
摘要： The present invention provides a data content utilizing device having data storing section for storing information obtained by encoding data contents and content identification information specifying the data contents, a utilization permitting device for generating utilization permission information used to decode data contents desired by a user and information converting section for loading data contents requested by the user from the data storing section and decoding the data contents only in the case where utilization permission information is generated by the utilization permitting device.
摘要翻译：本发明提供了一种数据内容利用装置，具有数据存储部分，用于存储通过编码数据内容和指定数据内容的内容识别信息获得的信息;生成用于解码用户期望的数据内容的使用许可信息的使用许可信息和信息转换部分，用于从数据存储部分加载用户请求的数据内容，并且仅在利用许可装置产生利用许可信息的情况下解码数据内容。

14. 发明授权

US08078661B2 Multiple-word multiplication-accumulation circuit and montgomery modular multiplication-accumulation circuit 有权
标题翻译：多字乘法积累电路和montgomery模乘法积累电路
公开(公告)号：US08078661B2
公开(公告)日：2011-12-13
申请号：US10898178
申请日：2004-07-26
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/38
CPC分类号： G06F7/728 , G06F7/5443
摘要： A multiple-word multiplication-accumulation circuit suitable for use with a single-port memory. The circuit is composed of a multiplication-accumulation (MAC) operator and surrounding registers. The MAC operator has multiplicand and multiplier input ports with different bit widths to calculate a sum of products of multiple-word data read out of a memory. The registers serve as buffer storage of multiple-word data to be supplied to individual input ports of the MAC operator. The amount of data supplied to the MAC operator in each clock cycle is adjusted such that total amount of data consumed and produced by the MAC operator in one clock cycle will be equal to or smaller than the maximum amount of data that the memory can transfer in one clock cycle. This feature enables the use of a bandwidth-limited single-port memory, without causing adverse effect on the efficiency of MAC operator usage.
摘要翻译：适用于单端口存储器的多字乘法积累电路。该电路由乘积（MAC）运算符和周围寄存器组成。 MAC运算符具有不同位宽的乘法器和乘法器输入端口，以计算从存储器读出的多个字数据的乘积之和。这些寄存器用作缓冲存储多字数据以提供给MAC操作员的各个输入端口。调整在每个时钟周期内提供给MAC运算符的数据量，使得MAC运算符在一个时钟周期内消耗和产生的数据总量将等于或小于存储器可以传输的最大数据量一个时钟周期。该功能使得能够使用带宽限制的单端口存储器，而不会对MAC操作者使用的效率造成不利影响。

15. 发明授权

US07639808B2 Elliptic curve cryptosystem apparatus, elliptic curve cryptosystem method, elliptic curve cryptosystem program and computer readable recording medium storing the elliptic curve cryptosystem program 有权
标题翻译：椭圆曲线密码系统装置，椭圆曲线密码系统方法，椭圆曲线密码系统程序和存储椭圆曲线密码系统程序的计算机可读记录介质
公开(公告)号：US07639808B2
公开(公告)日：2009-12-29
申请号：US11311590
申请日：2005-12-16
申请人： Tetsuya Izu , Kouichi Itoh , Masahiko Takenaka , Naoya Torii
发明人： Tetsuya Izu , Kouichi Itoh , Masahiko Takenaka , Naoya Torii
IPC分类号： H04K1/00 , H04L9/32
CPC分类号： G06F7/725 , G06F2207/7223 , G06F2207/7228 , H04L9/003 , H04L9/3066 , H04L2209/08
摘要： An elliptic curve cryptosystem apparatus performing an elliptic curve cryptosystem process has a coordinate transforming unit for transforming coordinates (X:Y:Z) on a point P on an elliptic curve over a finite field GF(p^m) to coordinates (r1×(X−s1):r2×(Y−s2):r3×(Z−s3)) (where, p is a prime number, m is an integer not less than 1, r1, r2 and r3 are integers not less than 1 and not larger than (p−1), s1, s2 and s3 are integer not less than 0 and not larger than (p−1), and a code “^” represents power), and a scalar multiplication operating unit for performing scalar multiplication on the point on the elliptic curve transformed by the coordinate transforming unit, wherein at least one of the parameters s1, s2 and s3 has a value other than 0. The apparatus can perform the scalar multiplication in the elliptic curve cryptosystem, with resistance to side channel attacks.
摘要翻译：执行椭圆曲线密码系统处理的椭圆曲线密码系统装置具有坐标变换单元，用于将有限域GF（p ^ m）上的椭圆曲线上的点P上的坐标（X：Y：Z）变换为坐标（r1x（X -s1）：r2x（Y-s2）：r3x（Z-s3））（其中，p是素数，m是不小于1的整数，r1，r2和r3是不小于1且不大于（p-1），s1，s2和s3是不小于0且不大于（p-1）的整数，代码“^”表示功率），以及标量乘法运算单元，用于对指向由坐标变换单元变换的椭圆曲线，其中参数s1，s2和s3中的至少一个具有不为0的值。该装置可以执行椭圆曲线密码系统中的标量乘法，具有抗侧信道攻击。

16. 发明授权

US07403965B2 Encryption/decryption system for calculating effective lower bits of a parameter for Montgomery modular multiplication 有权
标题翻译：加密/解密系统，用于计算Montgomery模数乘法的参数的有效低位
公开(公告)号：US07403965B2
公开(公告)日：2008-07-22
申请号：US10888991
申请日：2004-07-13
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/00
CPC分类号： G06F7/728
摘要： An arithmetic device for Montgomery modular multiplication which quickly calculates a parameter ND, the parameter ND satisfying R×R−1−N×ND=1 for an integer N and a radix R that is coprime to and greater than N, with a large number of effective lower bits. The device comprises an ND generator, a multiplication-accumulation (MAC) operator, and a sum data store. The ND generator produces effective lower bits of ND at a rate of k bits per clock cycle, with reference to lower k bits of a variable S, as well as to lower k bits of an odd positive integer N. The MAC operator multiplies the produced k-bit ND value by N and adds the resulting product to S. The sum data store stores the variable S, which is updated with the output of the MAC operator, with its bits shifted right by k bits, for use by the ND generator in the subsequent clock cycle.
摘要翻译：一种用于蒙哥马利模乘的运算装置，其快速计算参数ND，对于整数N满足RxR ^{-1 -NxND = 1的参数ND和与N并且大于N的基数R，大量有效的低位。该装置包括ND发生器，乘积累加（MAC）运算符和和数据存储。 ND发生器以每个时钟周期的k比特的速率产生有效的低位，参考变量S的低k位，以及降低奇数正整数N的k位。MAC算子将所产生的 k位ND值乘以N，并将所得到的乘积加到S中。和数据存储器存储用MAC运算符的输出更新的变量S，其位被向右移位k位，供ND生成器使用在随后的时钟周期。}

17. 发明申请

US20050165876A1 Multiple-word multiplication-accumulation circuit and Montgomery modular multiplication-accumulation circuit 有权
标题翻译：多字乘法积累电路和蒙哥马利模积累电路
公开(公告)号：US20050165876A1
公开(公告)日：2005-07-28
申请号：US10898178
申请日：2004-07-26
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/52 , G06F7/544 , G06F7/72 , G09C1/00 , G06F7/38
CPC分类号： G06F7/728 , G06F7/5443
摘要： A multiple-word multiplication-accumulation circuit suitable for use with a single-port memory. The circuit is composed of a multiplication-accumulation (MAC) operator and surrounding registers. The MAC operator has multiplicand and multiplier input ports with different bit widths to calculate a sum of products of multiple-word data read out of a memory. The registers serve as buffer storage of multiple-word data to be supplied to individual input ports of the MAC operator. The amount of data supplied to the MAC operator in each clock cycle is adjusted such that total amount of data consumed and produced by the MAC operator in one clock cycle will be equal to or smaller than the maximum amount of data that the memory can transfer in one clock cycle. This feature enables the use of a bandwidth-limited single-port memory, without causing adverse effect on the efficiency of MAC operator usage.
摘要翻译：适用于单端口存储器的多字乘法积累电路。该电路由乘积（MAC）运算符和周围寄存器组成。 MAC运算符具有不同位宽的乘法器和乘法器输入端口，以计算从存储器读出的多个字数据的乘积之和。这些寄存器用作缓冲存储多字数据以提供给MAC操作员的各个输入端口。调整在每个时钟周期内提供给MAC运算符的数据量，使得MAC运算符在一个时钟周期内消耗和产生的数据总量将等于或小于存储器可以传输的最大数据量一个时钟周期。该功能使得能够使用带宽限制的单端口存储器，而不会对MAC操作者使用的效率造成不利影响。

18. 发明申请

US20050165875A1 Arithmetic device 有权
标题翻译：算术设备
公开(公告)号：US20050165875A1
公开(公告)日：2005-07-28
申请号：US10888991
申请日：2004-07-13
申请人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
发明人： Kenji Mukaida , Masahiko Takenaka , Naoya Torii , Shoichi Masui
IPC分类号： G06F7/72 , G09C1/00 , G06F7/00
CPC分类号： G06F7/728
摘要： An arithmetic device for Montgomery modular multiplication which quickly calculates a parameter ND with a large number of effective lower bits. The device comprises an ND generator, a multiplication-accumulation (MAC) operator, and a sum data store. The ND generator produces effective lower bits of ND at a rate of k bits per clock cycle, with reference to lower k bits of a variable S, as well as to lower k bits of an odd positive integer N. The MAC operator multiplies the produced k-bit ND value by N and adds the resulting product to S. The sum data store stores the variable S, which is updated with the output of the MAC operator, with its bits shifted right by k bits, for use by the ND generator in the subsequent clock cycle.
摘要翻译：一种用于蒙哥马利模数乘法的运算装置，它可以快速计算具有大量有效低位的参数ND。该装置包括ND发生器，乘积累加（MAC）运算符和和数据存储。 ND发生器以每个时钟周期的k比特的速率产生有效的低位，参考变量S的低k位，以及降低奇数正整数N的k位。MAC算子将所产生的 k位ND值乘以N，并将所得到的乘积加到S中。和数据存储器存储用MAC运算符的输出更新的变量S，其位被向右移位k位，供ND生成器使用在随后的时钟周期。

19. 发明授权

US5838791A Encoder and decoder 失效
标题翻译：编码器和解码器
公开(公告)号：US5838791A
公开(公告)日：1998-11-17
申请号：US512909
申请日：1995-08-09
申请人： Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Takayuki Hasebe , Masahiro Matsuda
发明人： Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Takayuki Hasebe , Masahiro Matsuda
IPC分类号： H04N7/167 , G06F21/10 , G06T9/00 , G09C1/00 , G09C5/00 , H03M7/30 , H04L9/10 , H04N5/85 , H04N9/804 , H04N19/00 , H04N19/423 , H04N19/46 , H04N19/467 , H04N19/70 , H04N19/85 , H04N21/2343 , H04N21/236 , H04N21/61 , H04N7/64
CPC分类号： H04N7/1675 , G06T9/008 , H04N9/8042 , H04N5/85
摘要： The present invention was made in order to provide a technology capable of safely ciphering compressed and encoded image data irrespective of lines or media and carrying out a correct decoding operation without any shifts in the frames of ciphered moving pictures. Further, so as to prevent giving any means of encoding from comparison of image ciphered data and so as to generate totally different ciphered image data from the same data compressed images, a processing is executed not on an ECB mode but on such modes as CBC, CFB, OFB or the like. Moreover, as an initial vector, information different for frames included in a header, that is, time information from the start of an image or a frame sequential number, is used. In this way, even if compressed images within adjacent frames are accidentally the same, totally different ciphered data can be obtained.
摘要翻译：本发明是为了提供能够安全地加密压缩和编码的图像数据的技术，而不管线路或媒体如何，并且在加密的运动图像的帧中没有任何移位的情况下执行正确的解码操作。此外，为了防止从图像加密数据的比较中提供编码的任何手段，并且从相同的数据压缩图像生成完全不同的加密图像数据，不是在ECB模式下执行处理，而是在诸如CBC， CFB，OFB等。此外，作为初始向量，使用了包含在标题中的帧不同的信息，即，从图像开始或帧顺序号的时间信息。以这种方式，即使相邻帧内的压缩图像意外相同，也可以获得完全不同的加密数据。

20. 发明授权

US5761651A Software charging system and software data utilization permitting device 失效
标题翻译：软件充电系统和软件数据使用许可设备
公开(公告)号：US5761651A
公开(公告)日：1998-06-02
申请号：US490049
申请日：1995-06-13
申请人： Takayuki Hasebe , Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Masahiro Matsuda
发明人： Takayuki Hasebe , Naoya Torii , Noboru Iwayama , Masahiko Takenaka , Masahiro Matsuda
IPC分类号： G06F1/00 , G06F21/10 , G06F21/12 , G06F21/14 , G06F21/60 , G06F21/62 , G06Q30/04 , G06Q30/06 , G06Q50/00 , G06F17/60
CPC分类号： G06Q30/06 , G06Q10/1091 , G06Q30/0283 , G06Q40/12 , G06Q10/109
摘要： A software charging system includes a utilization permitting device for giving permission to use a software storing medium storing ciphered programs or data (software); and an authorization center capable of communicating with the utilization permitting device for setting a utilizable amount, totalling utilization amounts and charging a user. The utilization permitting device includes: a utilization permission processing part having a clock for obtaining date and time data, and having a date and time data storing unit for storing obtained date and time data until obtaining next data and time data; and a utilization amount managing part for calculating a software utilization amount of an end user. A software utilization amount is managed based on the number of days at the utilization permission processing part.
摘要翻译：一种软件计费系统包括利用许可装置，用于允许使用存储加密程序或数据（软件）的软件存储介质; 以及能够与利用许可装置进行通信的授权中心，用于设定可利用量，合计使用量和对用户收费。利用许可装置包括：具有用于获取日期和时间数据的时钟的利用许可处理部分，并具有日期和时间数据存储单元，用于存储获得的日期和时间数据，直到获得下一个数据和时间数据; 以及用于计算最终用户的软件使用量的利用量管理部。基于利用许可处理部分的天数来管理软件使用量。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式