专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20090065845A1 Embedded semiconductor device and method of manufacturing an embedded semiconductor device 审中-公开
标题翻译：嵌入式半导体器件及其制造方法
公开(公告)号：US20090065845A1
公开(公告)日：2009-03-12
申请号：US12230938
申请日：2008-09-08
申请人： Young-Ho Kim , Hee-Seog Jeon , Yong-Kyu Lee
发明人： Young-Ho Kim , Hee-Seog Jeon , Yong-Kyu Lee
IPC分类号： H01L27/115 , H01L21/8247
CPC分类号： H01L27/11526 , H01L27/105 , H01L27/115 , H01L27/11529 , H01L29/665 , H01L29/7833
摘要： Provided are an embedded semiconductor device and a method of manufacturing an embedded semiconductor device. In a method of manufacturing the embedded semiconductor device, layers of at least one cell gate stack may be formed in a cell area of a substrate. A logic gate structure may be formed in a logic area of the substrate. First source/drain regions may be formed adjacent to the logic gate structure, and metal silicide patterns may be formed on the logic gate structure and the first source/drain regions. At least one hard mask may be formed on the layers of the at least one cell gate stack, and a blocking pattern may be formed to cover the logic gate structure and the first source/drain regions. The at least one cell gate stack may be formed in the cell area by etching the layers of the at least one cell gate stack using the at least one hard mask as an etching mask. A memory transistor in the cell area may have an increased integration degree and a logic transistor in the logic area may have an increased response speed and a decreased resistance.
摘要翻译：提供了嵌入式半导体器件和制造嵌入式半导体器件的方法。在制造嵌入式半导体器件的方法中，可以在衬底的单元区域中形成至少一个单元栅极堆叠的层。逻辑门结构可以形成在衬底的逻辑区域中。可以在逻辑门结构附近形成第一源极/漏极区，并且可以在逻辑门结构和第一源极/漏极区上形成金属硅化物图案。可以在至少一个单元栅极堆叠的层上形成至少一个硬掩模，并且可以形成阻挡图案以覆盖逻辑门结构和第一源极/漏极区域。可以通过使用至少一个硬掩模作为蚀刻掩模来蚀刻至少一个单元栅极堆叠的层而在单元区域中形成至少一个单元栅极堆叠。单元区域中的存储晶体管可以具有增加的积分度，并且逻辑区域中的逻辑晶体管可以具有增加的响应速度和降低的电阻。

12. 发明申请

US20100167487A1 MASK ROM DEVICES AND METHODS FOR FORMING THE SAME 审中-公开
标题翻译：掩模ROM器件及其形成方法
公开(公告)号：US20100167487A1
公开(公告)日：2010-07-01
申请号：US12723265
申请日：2010-03-12
申请人： Myung-Jo Chun , Hee-Seong Jeon , Yong-Kyu Lee , Young-Ho Kim
发明人： Myung-Jo Chun , Hee-Seong Jeon , Yong-Kyu Lee , Young-Ho Kim
IPC分类号： H01L21/336
CPC分类号： H01L27/11293 , H01L27/105 , H01L27/112 , H01L27/11266 , H01L29/1045 , H01L29/1083 , H01L29/665
摘要： A mask read only memory (MROM) device includes first and second gate electrodes formed at on-cell and off-cell regions of a substrate, respectively. A first impurity region is formed at the on-cell region of the substrate so as to be adjacent the first gate electrode. A second impurity region including the same conductivity type as that of the first impurity region is formed at the off-cell region of the substrate so as to be spaced apart from a sidewall of the second gate electrode. A fourth impurity region is formed at the off-cell region to extend from the second impurity region and to overlap with the sidewall of the second gate electrode. The fourth impurity region has a conductivity type opposite to that of the second impurity region and a depth greater than that of the second impurity region.
摘要翻译：掩模只读存储器（MROM）器件分别包括形成在衬底的单元和离子区域的第一和第二栅电极。第一杂质区形成在基板的单电池区域上，以便与第一栅电极相邻。形成与第一杂质区相同导电类型的第二杂质区，以与第二栅电极的侧壁间隔开。第四杂质区形成在离电池区域，从第二杂质区延伸并与第二栅电极的侧壁重叠。第四杂质区域具有与第二杂质区域相反的导电类型，并且深度大于第二杂质区域的深度。

13. 发明申请

US20150155024A1 MAGNETIC MEMORY DEVICES INCLUDING SHARED LINES 有权
标题翻译：包含共享线的磁记录设备
公开(公告)号：US20150155024A1
公开(公告)日：2015-06-04
申请号：US14448717
申请日：2014-07-31
申请人： Bo-Young SEO , Yong-Kyu Lee , Choong-Jae Lee , Kee-Moon Chun , Hee-Seog Jeon
发明人： Bo-Young SEO , Yong-Kyu Lee , Choong-Jae Lee , Kee-Moon Chun , Hee-Seog Jeon
IPC分类号： G11C11/16
CPC分类号： G11C11/1675 , G11C11/16 , G11C11/1659
摘要： A magnetic memory device includes word lines, bit lines intersecting the word lines, magnetic memory elements disposed at intersections between the word lines and the bit lines, and selection transistors connected to the word lines. The magnetic memory elements share a word line among the plurality of word lines and also share a selection transistor connected to the word line that is shared among the selection transistors. Related systems and operating methods are also described.
摘要翻译：磁存储器件包括字线，与字线交叉的位线，设置在字线和位线之间的交叉处的磁存储元件，以及连接到字线的选择晶体管。磁存储元件在多个字线之间共享字线，并且共享连接到在选择晶体管之间共享的字线的选择晶体管。还描述了相关系统和操作方法。

14. 发明申请

US20110038210A1 Electrically Erasable Programmable Read-Only Memory (EEPROM) Cell and Methods for Forming and Reading the Same 有权
标题翻译：电可擦除可编程只读存储器（EEPROM）单元及其形成和读取方法
公开(公告)号：US20110038210A1
公开(公告)日：2011-02-17
申请号：US12912517
申请日：2010-10-26
申请人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
发明人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
IPC分类号： G11C16/26 , G11C16/04 , G11C16/30
CPC分类号： G11C16/0433 , G11C16/26 , H01L27/105 , H01L27/11526 , H01L27/11529
摘要： In a method of reading data in an EEPROM cell, a bit line voltage for reading is applied to the EEPROM cell including a memory transistor and a selection transistor. A first voltage is applied to a sense line of the memory transistor. A second voltage greater than the first voltage is applied to a word line of the selection transistor. A current passing through the EEPROM cell is compared with a predetermined reference current to read the data stored in the EEPROM cell. An on-cell current of the EEPROM cell may be increased in an erased state and the data in the cell may be readily discriminated.
摘要翻译：在EEPROM单元中读取数据的方法中，用于读取的位线电压被施加到包括存储晶体管和选择晶体管的EEPROM单元。第一电压被施加到存储晶体管的感测线。大于第一电压的第二电压被施加到选择晶体管的字线。将通过EEPROM单元的电流与预定的参考电流进行比较，以读取存储在EEPROM单元中的数据。可以在擦除状态下增加EEPROM单元的通电池电流，并且可以容易地区分单元中的数据。

15. 发明授权

US09330745B2 Magnetic memory devices including magnetic memory cells having opposite magnetization directions 有权
标题翻译：磁存储器件包括具有相反磁化方向的磁存储单元
公开(公告)号：US09330745B2
公开(公告)日：2016-05-03
申请号：US14509756
申请日：2014-10-08
申请人： Bo-Young Seo , Yong-Kyu Lee , Choong-Jae Lee , Hee-Seog Jeon
发明人： Bo-Young Seo , Yong-Kyu Lee , Choong-Jae Lee , Hee-Seog Jeon
IPC分类号： G11C11/16
CPC分类号： G11C11/161 , G11C11/1655 , G11C11/1659 , G11C11/1673 , G11C11/1675
摘要： A magnetic memory device includes first and second magnetic memory cells coupled to first and second bit lines, respectively. The first and second magnetic memory cells respectively include a pinned magnetic layer, a free magnetic layer, and a tunnel insulating layer therebetween. Respective stacking orders of the pinned magnetic layer, the tunnel insulating layer, and the free magnetic layer are different in the first and second magnetic memory cells. The magnetic memory device further includes at least one transistor that is configured to couple the first and second magnetic memory cells to a common source line. Related methods of operation are also discussed.
摘要翻译：磁存储器件包括分别耦合到第一和第二位线的第一和第二磁存储器单元。第一和第二磁存储单元分别包括钉扎磁性层，自由磁性层和隧道绝缘层。固定磁性层，隧道绝缘层和自由磁性层的各个堆叠顺序在第一和第二磁性存储单元中是不同的。磁存储器件还包括至少一个晶体管，其被配置为将第一和第二磁存储器单元耦合到公共源极线。还讨论了相关的操作方法。

16. 发明授权

US09318181B2 Magnetic memory devices including shared lines 有权
标题翻译：包括共享线路的磁存储器件
公开(公告)号：US09318181B2
公开(公告)日：2016-04-19
申请号：US14448717
申请日：2014-07-31
申请人： Bo-Young Seo , Yong-Kyu Lee , Choong-Jae Lee , Kee-Moon Chun , Hee-Seog Jeon
发明人： Bo-Young Seo , Yong-Kyu Lee , Choong-Jae Lee , Kee-Moon Chun , Hee-Seog Jeon
IPC分类号： G11C11/00 , G11C11/16
CPC分类号： G11C11/1675 , G11C11/16 , G11C11/1659
摘要： A magnetic memory device includes word lines, bit lines intersecting the word lines, magnetic memory elements disposed at intersections between the word lines and the bit lines, and selection transistors connected to the word lines. The magnetic memory elements share a word line among the plurality of word lines and also share a selection transistor connected to the word line that is shared among the selection transistors. Related systems and operating methods are also described.
摘要翻译：磁存储装置包括字线，与字线交叉的位线，设置在字线和位线之间的交叉处的磁存储元件，以及连接到字线的选择晶体管。磁存储元件在多个字线之间共享字线，并且共享连接到在选择晶体管之间共享的字线的选择晶体管。还描述了相关系统和操作方法。

17. 发明申请

US20150179244A1 Magnetic Memory Devices Including Magnetic Memory Cells Having Opposite Magnetization Directions 有权
标题翻译：包括具有相反磁化方向的磁记忆体的磁存储器件
公开(公告)号：US20150179244A1
公开(公告)日：2015-06-25
申请号：US14509756
申请日：2014-10-08
申请人： Bo-Young Seo , Yong-Kyu Lee , Choong-Jae Lee , Hee-Seog Jeon
发明人： Bo-Young Seo , Yong-Kyu Lee , Choong-Jae Lee , Hee-Seog Jeon
IPC分类号： G11C11/16
CPC分类号： G11C11/161 , G11C11/1655 , G11C11/1659 , G11C11/1673 , G11C11/1675
摘要： A magnetic memory device includes first and second magnetic memory cells coupled to first and second bit lines, respectively. The first and second magnetic memory cells respectively include a pinned magnetic layer, a free magnetic layer, and a tunnel insulating layer therebetween. Respective stacking orders of the pinned magnetic layer, the tunnel insulating layer, and the free magnetic layer are different in the first and second magnetic memory cells. The magnetic memory device further includes at least one transistor that is configured to couple the first and second magnetic memory cells to a common source line. Related methods of operation are also discussed.
摘要翻译：磁存储器件包括分别耦合到第一和第二位线的第一和第二磁存储器单元。第一和第二磁存储单元分别包括钉扎磁性层，自由磁性层和隧道绝缘层。固定磁性层，隧道绝缘层和自由磁性层的各个堆叠顺序在第一和第二磁性存储单元中是不同的。磁存储器件还包括至少一个晶体管，其被配置为将第一和第二磁存储器单元耦合到公共源极线。还讨论了相关的操作方法。

18. 发明授权

US07944753B2 Electrically erasable programmable read-only memory (EEPROM) cell and methods for forming and reading the same 有权
标题翻译：电可擦除可编程只读存储器（EEPROM）单元及其形成和读取方法
公开(公告)号：US07944753B2
公开(公告)日：2011-05-17
申请号：US12912517
申请日：2010-10-26
申请人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
发明人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
IPC分类号： G11C16/04
CPC分类号： G11C16/0433 , G11C16/26 , H01L27/105 , H01L27/11526 , H01L27/11529
摘要： In a method of reading data in an EEPROM cell, a bit line voltage for reading is applied to the EEPROM cell including a memory transistor and a selection transistor. A first voltage is applied to a sense line of the memory transistor. A second voltage greater than the first voltage is applied to a word line of the selection transistor. A current passing through the EEPROM cell is compared with a predetermined reference current to read the data stored in the EEPROM cell. An on-cell current of the EEPROM cell may be increased in an erased state and the data in the cell may be readily discriminated.
摘要翻译：在EEPROM单元中读取数据的方法中，用于读取的位线电压被施加到包括存储晶体管和选择晶体管的EEPROM单元。第一电压被施加到存储晶体管的感测线。大于第一电压的第二电压被施加到选择晶体管的字线。将通过EEPROM单元的电流与预定的参考电流进行比较，以读取存储在EEPROM单元中的数据。可以在擦除状态下增加EEPROM单元的通电池电流，并且可以容易地区分单元中的数据。

19. 发明授权

US07839680B2 Electrically erasable programmable read-only memory (EEPROM) cell and methods for forming and reading the same 有权
标题翻译：电可擦除可编程只读存储器（EEPROM）单元及其形成和读取方法
公开(公告)号：US07839680B2
公开(公告)日：2010-11-23
申请号：US12192839
申请日：2008-08-15
申请人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
发明人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
IPC分类号： G11C16/04
CPC分类号： G11C16/0433 , G11C16/26 , H01L27/105 , H01L27/11526 , H01L27/11529
摘要： In a method of reading data in an EEPROM cell, a bit line voltage for reading is applied to the EEPROM cell including a memory transistor and a selection transistor. A first voltage is applied to a sense line of the memory transistor. A second voltage greater than the first voltage is applied to a word line of the selection transistor. A current passing through the EEPROM cell is compared with a predetermined reference current to read the data stored in the EEPROM cell. An on-cell current of the EEPROM cell may be increased in an erased state and the data in the cell may be readily discriminated.
摘要翻译：在EEPROM单元中读取数据的方法中，用于读取的位线电压被施加到包括存储晶体管和选择晶体管的EEPROM单元。第一电压被施加到存储晶体管的感测线。大于第一电压的第二电压被施加到选择晶体管的字线。将通过EEPROM单元的电流与预定的参考电流进行比较，以读取存储在EEPROM单元中的数据。可以在擦除状态下增加EEPROM单元的通电池电流，并且可以容易地区分单元中的数据。

20. 发明申请

US20090059664A1 Electrically Erasable Programmable Read-Only Memory (EEPROM) Cell and Methods for Forming and Reading the Same 有权
标题翻译：电可擦除可编程只读存储器（EEPROM）单元及其形成和读取方法
公开(公告)号：US20090059664A1
公开(公告)日：2009-03-05
申请号：US12192839
申请日：2008-08-15
申请人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
发明人： Yong-Kyu Lee , Jeong-Uk Han , Hee-Seog Jeon , Jung-Ho Moon , Soung-Youb Ha
IPC分类号： G11C16/04 , G11C7/00 , G11C16/06 , H01L21/336
CPC分类号： G11C16/0433 , G11C16/26 , H01L27/105 , H01L27/11526 , H01L27/11529
摘要： In a method of reading data in an EEPROM cell, a bit line voltage for reading is applied to the EEPROM cell including a memory transistor and a selection transistor. A first voltage is applied to a sense line of the memory transistor. A second voltage greater than the first voltage is applied to a word line of the selection transistor. A current passing through the EEPROM cell is compared with a predetermined reference current to read the data stored in the EEPROM cell. An on-cell current of the EEPROM cell may be increased in an erased state and the data in the cell may be readily discriminated.
摘要翻译：在EEPROM单元中读取数据的方法中，用于读取的位线电压被施加到包括存储晶体管和选择晶体管的EEPROM单元。第一电压被施加到存储晶体管的感测线。大于第一电压的第二电压被施加到选择晶体管的字线。将通过EEPROM单元的电流与预定的参考电流进行比较，以读取存储在EEPROM单元中的数据。可以在擦除状态下增加EEPROM单元的通电池电流，并且可以容易地区分单元中的数据。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式