专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US5858864A Process for making group IV semiconductor substrate treated with one or more group IV elements to form barrier region capable of inhibiting migration of dopant materials in substrate 失效
标题翻译：制备用一种或多种IV族元素处理的IV族半导体衬底以形成能够抑制衬底中掺杂剂材料迁移的势垒区的方法
公开(公告)号：US5858864A
公开(公告)日：1999-01-12
申请号：US939350
申请日：1997-09-29
申请人： Sheldon Aronowitz , James Kimball
发明人： Sheldon Aronowitz , James Kimball
IPC分类号： H01L21/265
CPC分类号： H01L21/26506 , H01L21/26513
摘要： Formation of a barrier region in a single crystal group IV semiconductor substrate at a predetermined spacing from a doped region in the substrate is described to prevent or inhibit migration of dopant materials from an adjacent doped region through the barrier region. By implantation of group IV materials into a semiconductor substrate to a predetermined depth in excess of the depth of a doped region, a barrier region can be created in the semiconductor to prevent migration of the dopants from the doped region through the barrier region. The treatment of the single crystal substrate with the group IV material is carried out at a dosage and energy level sufficient to provide such a barrier region in the semiconductor substrate, but insufficient to result in amorphization (destruction) of the single crystal lattice of the semiconductor substrate.
摘要翻译：描述了以与衬底中的掺杂区域预定间隔的单晶IV IV半导体衬底中的阻挡区域的形成，以防止或抑制掺杂剂材料通过阻挡区域从相邻掺杂区域的迁移。通过将IV族材料注入到半导体衬底中至超过掺杂区域的深度的预定深度，可以在半导体中产生阻挡区域，以防止掺杂剂从掺杂区域迁移穿过阻挡区域。用IV族材料处理单晶衬底以足以在半导体衬底中提供这种势垒区域的剂量和能级进行，但不足以导致半导体单晶晶格的非晶化（破坏）基质。

12. 发明授权

US5717238A Substrate with controlled amount of noble gas ions to reduce channeling and/or diffusion of a boron dopant forming P-LDD region of a PMOS device 失效
标题翻译：具有受控量的惰性气体离子的衬底，以减少形成PMOS器件的P-LDD区域的硼掺杂物的沟道和/或扩散
公开(公告)号：US5717238A
公开(公告)日：1998-02-10
申请号：US677078
申请日：1996-07-09
申请人： Sheldon Aronowitz , James Kimball , Yu-Lam Ho , Gobi Padmanabhan , Douglas T. Grider , Chi-Yi Kao
发明人： Sheldon Aronowitz , James Kimball , Yu-Lam Ho , Gobi Padmanabhan , Douglas T. Grider , Chi-Yi Kao
IPC分类号： H01L21/265 , H01L21/336 , H01L29/76 , H01L29/94
CPC分类号： H01L29/6659 , H01L21/26506
摘要： A process and resulting product are described for controlling the channeling and/or diffusion of a boron dopant in a P- region forming the lightly doped drain (LDD) region of a PMOS device in a single crystal semiconductor substrate, such as a silicon substrate. The channeling and/or diffusion of the boron dopant is controlled by implanting the region, prior to implantation with a boron dopant, with noble gas ions, such as argon ions, at a dosage at least equal to the subsequent dosage of the implanted boron dopant, but not exceeding an amount equivalent to the implantation of about 3.times.10.sup.14 argon ions/cm.sup.2 into a silicon substrate, whereby channeling and diffusion of the subsequently implanted boron dopant is inhibited without, however, amorphizing the semiconductor substrate.
摘要翻译：描述了一种工艺和产生的产品，用于控制在诸如硅衬底的单晶半导体衬底中形成PMOS器件的轻掺杂漏极（LDD）区域的P区中的硼掺杂剂的沟道化和/或扩散。硼掺杂剂的通道和/或扩散通过在用硼掺杂剂注入之前用惰性气体离子（例如氩离子）注入该区域，剂量至少等于注入的硼掺杂剂的后续剂量但不超过等于将约3×1014个氩离子/ cm 2注入到硅衬底中的量的量，由此抑制随后注入的硼掺杂剂的引导和扩散，而不会使半导体衬底非晶化。

13. 发明授权

US6033998A Method of forming variable thickness gate dielectrics 失效
标题翻译：形成可变厚度栅极电介质的方法
公开(公告)号：US6033998A
公开(公告)日：2000-03-07
申请号：US38684
申请日：1998-03-09
申请人： Sheldon Aronowitz , David Chan , James Kimball , David Lee , John Haywood , Valeriy Sukharev
发明人： Sheldon Aronowitz , David Chan , James Kimball , David Lee , John Haywood , Valeriy Sukharev
IPC分类号： H01L21/8234 , H01L21/76
CPC分类号： H01L21/823462
摘要： Provided is a method of fabricating gate dielectric layers having variable thicknesses and compositions over different regions of a semiconductor wafer. In a preferred embodiment of the present invention, a gate oxide layer is first grown over the various regions. Regions that are to have a relatively thicker, unhardened gate dielectric are masked and the wafer is exposed to a remote low energy nitrogen plasma. After the nitridization process is completed, the mask is removed and the wafer is exposed to further oxidation. The regions where oxynitrides have been formed act as a barrier to the oxidation process. Consequently, different oxide thicknesses can be grown on the same wafer, thinner and hardened where nitridization has been performed, and thicker and not hardened in those regions that were masked during the nitridization. Variable thickness gate dielectrics in accordance with the present invention may be particularly advantageous in semiconductor integrated circuits involving both digital and analog devices.
摘要翻译：提供一种制造在半导体晶片的不同区域上具有可变厚度和组成的栅极电介质层的方法。在本发明的优选实施例中，首先在各个区域上生长栅氧化层。具有相对较厚，未硬化的栅极电介质的区域被掩蔽，并且晶片暴露于远程低能量氮等离子体。在氮化处理完成之后，去除掩模并使晶片进一步氧化。已经形成氮氧化物的区域用作氧化过程的屏障。因此，可以在相同的晶片上生长不同的氧化物厚度，在已经进行氮化的情况下更薄并且硬化，并且在氮化期间被掩蔽的那些区域中较厚而不硬化。根据本发明的可变厚栅极电介质在涉及数字和模拟装置的半导体集成电路中可能是特别有利的。

14. 发明授权

US5904551A Process for low energy implantation of semiconductor substrate using channeling to form retrograde wells 失效
标题翻译：使用沟渠形成逆行井的半导体衬底的低能量注入工艺
公开(公告)号：US5904551A
公开(公告)日：1999-05-18
申请号：US631360
申请日：1996-04-12
申请人： Sheldon Aronowitz , James Kimball
发明人： Sheldon Aronowitz , James Kimball
IPC分类号： H01L21/265 , H01L21/70
CPC分类号： H01L21/26513 , H01L21/26586
摘要： A process is disclosed for forming one or more doped regions beneath the surface of a single crystal semiconductor substrate, such as retrograde wells or deeper source/drain regions, by implantation at low energy which comprises orienting the crystal lattice of the semiconductor substrate, with respect to the axis of the implantation beam, i.e., the path of the energized atoms in the implantation beam, to maximize the number of implanted atoms which pass between the atoms in the crystal lattice. This results in the peak concentration of implanted atoms in the crystal lattice of the single crystal semiconductor substrate being deeper than the peak concentration of implanted atoms in the substrate would be if the axis of the implantation beam were not so oriented with respect to the crystal lattice of the semiconductor substrate during implantation.
摘要翻译：公开了一种用于通过以低能量注入（包括使半导体衬底的晶格定向）来在单晶半导体衬底的表面下方形成一个或多个掺杂区域（例如逆行阱或较深源极/漏极区域）的方法，到注入光束的轴线，即注入光束中的激发原子的路径，以使在晶格中的原子之间通过的注入原子的数量最大化。这导致单晶半导体衬底的晶格中的注入原子的峰值浓度比衬底中注入原子的峰值浓度更深，如果注入光束的轴不相对于晶格取向的半导体衬底。

15. 发明授权

US5707888A Oxide formed in semiconductor substrate by implantation of substrate with a noble gas prior to oxidation 失效
公开(公告)号：US5707888A
公开(公告)日：1998-01-13
申请号：US434674
申请日：1995-05-04
申请人： Sheldon Aronowitz , James Kimball
发明人： Sheldon Aronowitz , James Kimball
IPC分类号： H01L21/265 , H01L21/316 , H01L21/762 , H01L21/76
CPC分类号： H01L21/02238 , H01L21/02255 , H01L21/02299 , H01L21/26506 , H01L21/31662 , H01L21/76213 , Y10S438/911
摘要： A process and resulting product is described for forming an oxide in a semiconductor substrate which comprises initially implanting the substrate with atoms of a noble gas, then oxidizing the implanted substrate at a reduced temperature, e.g., less than 900.degree. C., to form oxide in the implanted region of the substrate, and then etching the oxidized substrate to remove a portion of the oxide. The resulting oxidation produces a dual layer of oxide in the substrate. The upper layer is an extremely porous and frothy layer of oxide, while the lower layer is a more dense oxide. The upper porous layer of oxide can be selectively removed from the substrate by a mild etch, leaving the more dense oxide layer in the substrate. Further oxide can then be formed adjacent the dense layer of oxide in the substrate, either by oxide deposition over the dense oxide or by growing further oxide beneath the dense oxide layer. The initial oxide formed by the process appears to be temperature independent, at temperatures of 900.degree. C. or less, with oxide formation apparently dependent upon the extent of the implanted regions of the substrate, rather than upon temperature, resulting in thermal savings. Furthermore, the excess implanted noble gas in the substrate adjacent the oxide formed therein can have beneficial effects in inhibiting the formation of parasitic field transistors and in greater control over field thresholds.

16. 发明授权

US07323228B1 Method of vaporizing and ionizing metals for use in semiconductor processing 有权
标题翻译：用于半导体加工的蒸发和电离金属的方法
公开(公告)号：US07323228B1
公开(公告)日：2008-01-29
申请号：US10697506
申请日：2003-10-29
申请人： Sheldon Aronowitz , James Kimball
发明人： Sheldon Aronowitz , James Kimball
IPC分类号： B05D3/06
CPC分类号： C23C14/18 , C23C14/228
摘要： Techniques for vaporizing and handling a vaporized metallic element or metallic element salt with a heated inert carrier gas for further processing. The vaporized metallic element or salt is carried by an inert carrier gas heated to the same temperature as the vaporizing temperature to a heated processing chamber. The metal or salt vapor may be ionized (and implanted) or deposited on substrates. Apparatus for accomplishing these techniques, which include carrier gas heating chambers and heated processing chambers are also provided.
摘要翻译：用加热的惰性载气汽化和处理蒸发的金属元素或金属元素盐进行进一步处理的技术。蒸发的金属元素或盐由加热至与蒸发温度相同的温度的惰性载气携带到加热的处理室。金属或盐蒸气可以离子化（和注入）或沉积在基底上。还提供了用于实现这些技术的装置，其包括载气加热室和加热处理室。

17. 发明申请

US20070192972A9 Electrostatic dust collection wand 审中-公开
标题翻译：静电除尘魔杖
公开(公告)号：US20070192972A9
公开(公告)日：2007-08-23
申请号：US10857154
申请日：2004-05-28
申请人： James Kimball
发明人： James Kimball
IPC分类号： A47L13/40
CPC分类号： A47L13/40 , A47L13/38
摘要： An electrostatic dust wand has a handle, a triboelectric charge generator, and a fibrous material. The triboelectric charge generator is coupled to the handle, and generates an electrostatic charge to attract dust particles to the cleaning implement. The fibrous material at least partially covers the triboelectric charge generator, to collect and to retain dust particles. The triboelectric charge generator has at least one movable member having a first triboelectric property, and an actuator for driving the at least one movable member. The electrostatic charge may be generated by movement of he at least one movable member against the fibrous material. Alternatively, or in addition, the electrostatic charge may be generated by relative movement of two members of the triboelectric charge generator against one another.
摘要翻译：静电防尘棒具有手柄，摩擦电荷发生器和纤维材料。摩擦电荷发生器耦合到手柄，并产生静电荷以将尘埃颗粒吸引到清洁器具上。纤维材料至少部分地覆盖摩擦电荷发生器，以收集和保留灰尘颗粒。所述摩擦电荷发生器具有至少一个具有第一摩擦学特性的可移动部件和用于驱动所述至少一个可移动部件的致动器。静电电荷可以通过使至少一个可动构件抵靠纤维材料移动而产生。或者或另外，静电电荷可以通过摩擦电荷发生器的两个部件相对于彼此的相对运动而产生。

18. 发明申请

US20050258961A1 Inventory management system using RFID 失效
标题翻译：使用RFID的库存管理系统
公开(公告)号：US20050258961A1
公开(公告)日：2005-11-24
申请号：US10834814
申请日：2004-04-29
申请人： James Kimball , Stephen Leonard
发明人： James Kimball , Stephen Leonard
IPC分类号： G06G1/14 , G06Q10/00
CPC分类号： G06Q10/087 , F25D2700/08 , G06Q20/203
摘要： An inventory management system is provided that includes an RFID interrogator and corresponding RFID tags that are placed on items to be monitored. The tags can be used to monitor the storage time of food items stored in a refrigerator or pantry, the time in use of replaceable items such as toilet bowl cleaners, or the nature of laundry items being washed. The interrogator can be coupled to a display providing various reports on the status of such items. Also disclosed are devices for dispensing such RFID tags.
摘要翻译：提供了一种库存管理系统，其包括放置在要监视的物品上的RFID询问器和相应的RFID标签。这些标签可用于监测存储在冰箱或厨房内的食品的存放时间，使用可更换物品如马桶清洁剂的时间或洗涤物品的性质。询问器可以耦合到显示器，其提供关于这些物品的状态的各种报告。还公开了用于分配这种RFID标签的装置。

19. 发明授权

US5739580A Oxide formed in semiconductor substrate by implantation of substrate with a noble gas prior to oxidation 失效
标题翻译：通过在氧化之前用惰性气体注入衬底，在半导体衬底中形成氧化物
公开(公告)号：US5739580A
公开(公告)日：1998-04-14
申请号：US788403
申请日：1997-01-27
申请人： Sheldon Aronowitz , James Kimball
发明人： Sheldon Aronowitz , James Kimball
IPC分类号： H01L21/265 , H01L21/316 , H01L21/762 , H01L23/58 , H01L29/00
CPC分类号： H01L21/02238 , H01L21/02255 , H01L21/02299 , H01L21/26506 , H01L21/31662 , H01L21/76213 , Y10S438/911
摘要： A process and resulting product is described for forming an oxide in a semiconductor substrate which comprises initially implanting the substrate with atoms of a noble gas, then oxidizing the implanted substrate at a reduced temperature, e.g., less than 900.degree. C., to form oxide in the implanted region of the substrate, and then etching the oxidized substrate to remove a portion of the oxide. The resulting oxidation produces a dual layer of oxide in the substrate. The upper layer is an extremely porous and frothy layer of oxide, while the lower layer is a more dense oxide. The upper porous layer of oxide can be selectively removed from the substrate by a mild etch, leaving the more dense oxide layer in the substrate. Further oxide can then be formed adjacent the dense layer of oxide in the substrate, either by oxide deposition over the dense oxide or by growing further oxide beneath the dense oxide layer. The initial oxide formed by the process appears to be temperature independent, at temperatures of 900.degree. C. or less, with oxide formation apparently dependent upon the extent of the implanted regions of the substrate, rather than upon temperature, resulting in thermal savings. Furthermore, the excess implanted noble gas in the substrate adjacent the oxide formed therein can have beneficial effects in inhibiting the formation of parasitic field transistors and in greater control over field thresholds.
摘要翻译：描述了一种工艺和产生的产品，用于在半导体衬底中形成氧化物，其包括首先用惰性气体原子注入衬底，然后在降低的温度例如低于900℃下氧化注入的衬底，以形成氧化物在衬底的注入区域中，然后蚀刻氧化的衬底以除去氧化物的一部分。所产生的氧化物在衬底中产生双层氧化物。上层是氧化物极其多孔和泡沫层，而下层是更致密的氧化物。氧化物的上部多孔层可以通过温和的蚀刻从衬底中选择性地去除，从而在衬底中留下更致密的氧化物层。然后可以通过在致密氧化物上的氧化物沉积或通过在致密氧化物层下生长另外的氧化物在衬底中的致密氧化物层附近形成氧化物。通过该方法形成的初始氧化物在900℃或更低的温度下似乎与温度无关，氧化物形成显然取决于衬底的注入区域的程度，而不是温度，导致热量节省。此外，与其中形成的氧化物相邻的衬底中的过量注入的惰性气体可以在抑制寄生场晶体管的形成和对场阈值的更大控制方面具有有益的效果。

20. 发明授权

US5654210A Process for making group IV semiconductor substrate treated with one or more group IV elements to form one or more barrier regions capable of inhibiting migration of dopant materials in substrate 失效
标题翻译：制备用一种或多种IV族元素处理的IV族半导体衬底以形成能够抑制衬底中掺杂剂材料迁移的一个或多个势垒区的方法
公开(公告)号：US5654210A
公开(公告)日：1997-08-05
申请号：US434673
申请日：1995-05-04
申请人： Sheldon Aronowitz , James Kimball
发明人： Sheldon Aronowitz , James Kimball
IPC分类号： H01L21/265
CPC分类号： H01L21/26506 , H01L21/26513
摘要： Formation of a barrier region in a single crystal group IV semiconductor substrate at a predetermined spacing from a doped region in the substrate is described to prevent or inhibit migration of dopant materials from an adjacent doped region through the barrier region. By implantation of group IV materials into a semiconductor substrate to a predetermined depth in excess of the depth of a doped region, a barrier region can be created in the semiconductor to prevent migration of the dopants from the doped region through the barrier region. The treatment of the single crystal substrate with the group IV material is carried out at a dosage and energy level sufficient to provide such a barrier region in the semiconductor substrate, but insufficient to result in amorphization (destruction) of the single crystal lattice of the semiconductor substrate. In another embodiment, a similar barrier region may be formed in the semiconductor substrate but at a depth less than that of the doped region to inhibit migration of the dopant to the surface of the substrate. Such barrier regions may be formed in the substrate both above and below the doped region to inhibit migration of the dopant in the doped region in either direction.
摘要翻译：描述了以与衬底中的掺杂区域预定间隔的单晶IV IV半导体衬底中的阻挡区域的形成，以防止或抑制掺杂剂材料通过阻挡区域从相邻掺杂区域的迁移。通过将IV族材料注入到半导体衬底中至超过掺杂区域的深度的预定深度，可以在半导体中产生阻挡区域，以防止掺杂剂从掺杂区域迁移穿过阻挡区域。用IV族材料处理单晶衬底以足以在半导体衬底中提供这种势垒区域的剂量和能级进行，但不足以导致半导体单晶晶格的非晶化（破坏）基质。在另一个实施例中，可以在半导体衬底中形成类似的阻挡区，但是深度小于掺杂区的深度，以抑制掺杂剂向衬底表面的迁移。这样的阻挡区域可以在掺杂区域的上方和下方的衬底中形成，以抑制掺杂区域在任一方向上的迁移。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式