专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US06795923B1 Mechanism for embedding network based control systems in a local network interface device 有权
标题翻译：将网络控制系统嵌入本地网络接口设备的机制
公开(公告)号：US06795923B1
公开(公告)日：2004-09-21
申请号：US09382265
申请日：1999-08-24
申请人： Hal L. Stern , Gregory M. Papadopoulos
发明人： Hal L. Stern , Gregory M. Papadopoulos
IPC分类号： G06F124
CPC分类号： H04L63/0281 , G06F21/62 , G06F21/85 , G06F2207/7219 , H04L29/06 , H04L63/08 , H04L63/1408
摘要： A secure, trusted network management function embedded within a network interface device is provided. The network interface device connects a host computer to a network and contains a host bus interface, a network interface, and control logic. The network interface device incorporates a secure language processor, non-volatile memory, and a carrier sense circuit. The secure language processor executes a secure language program, and the non-volatile memory stores identification keys for remote devices and objects of value for network applications. If an application program is to be executed or accessed by the host computer, the secure language processor verifies that the object of value allows such execution or access. If a remote network device attempts to control the functionality of the network interface device, the secure language processor verifies that the remote network device has the authority to issue such a command.
摘要翻译：提供了嵌入在网络接口设备内的安全可靠的网络管理功能。网络接口设备将主计算机连接到网络，并包含主机总线接口，网络接口和控制逻辑。网络接口设备包含安全语言处理器，非易失性存储器和载波检测电路。安全语言处理器执行安全语言程序，并且非易失性存储器存储远程设备的识别密钥和用于网络应用的有价值的对象。如果应用程序要由主机执行或访问，则安全语言处理器验证该值的对象允许这样的执行或访问。如果远程网络设备尝试控制网络接口设备的功能，则安全语言处理器验证远程网络设备有权发出此类命令。

12. 发明授权

US5548793A System for controlling arbitration using the memory request signal types generated by the plurality of datapaths 失效
标题翻译：用于使用由多个数据路径生成的存储器请求信号类型来控制仲裁的系统
公开(公告)号：US5548793A
公开(公告)日：1996-08-20
申请号：US230899
申请日：1994-04-21
申请人： David L. Sprague , Kevin Harney , Eiichi Kowashi , Michael Keith , Allen H. Simon , Gregory M. Papadopoulos , Walter P. Hays , George F. Salem , Shih-Wei Shiue , Anthony P. Bertapelli , Vitaly H. Shilman
发明人： David L. Sprague , Kevin Harney , Eiichi Kowashi , Michael Keith , Allen H. Simon , Gregory M. Papadopoulos , Walter P. Hays , George F. Salem , Shih-Wei Shiue , Anthony P. Bertapelli , Vitaly H. Shilman
IPC分类号： G06F9/30 , G06F9/38 , G06F13/00 , G06F15/16
CPC分类号： G06F9/3885 , G06F9/30072 , G06F9/30149 , G06F9/3802 , G06F9/3863 , G06F9/3887
摘要： A system and method for arbitrating among memory requests. According to a preferred embodiment, the system comprises a global memory and a plurality of datapaths. Each datapath comprises a datapath processor for executing instructions of an instruction sequence and for providing a plurality of memory request signal types in accordance with the instructions, wherein the plurality of memory request signal types comprises instruction memory request signals, scalar memory request signals, first-in and first-out memory request signals, statistical decoder memory request signals, and block transfer memory request signals. Each datapath also comprises local memory, a global port for transferring data between the local memory and the global memory, and a dual port comprising first and second local ports for transferring data between the local memory and the datapath processor, wherein the first and second local ports permit simultaneous transfer of data between the local memory and the datapath processor. The system comprises a data bus coupled to the global memory for transferring data to and from the global memory, and a transfer controller for controlling block transfer and scalar data transfers between the local memory and the global memory over the data bus and for arbitrating among competing datapaths of the plurality of datapaths to grant to a selected datapath access to the data bus in accordance with the signal types of the memory request signals generated by datapaths of the plurality of datapaths.
摘要翻译：一种用于在存储器请求之间进行仲裁的系统和方法。根据优选实施例，系统包括全局存储器和多个数据路径。每个数据路径包括用于执行指令序列的指令并根据指令提供多个存储器请求信号类型的数据路径处理器，其中多个存储器请求信号类型包括指令存储器请求信号，标量存储器请求信号，输入和先出存储器请求信号，统计解码器存储器请求信号和块传送存储器请求信号。每个数据路径还包括本地存储器，用于在本地存储器和全局存储器之间传送数据的全局端口，以及包括用于在本地存储器和数据路口处理器之间传送数据的第一和第二本地端口的双端口，其中第一和第二本地端口允许在本地存储器和数据路径处理器之间同时传输数据。该系统包括耦合到全局存储器的数据总线，用于将数据传送到全局存储器和从全局存储器传送数据;以及传输控制器，用于通过数据总线控制本地存储器和全局存储器之间的块传输和标量数据传输，并且用于在竞争中进行仲裁根据由多个数据路径的数据路径生成的存储器请求信号的信号类型，多个数据路径的数据路径被授权给对数据总线的选择的数据路径访问。

13. 发明授权

US5432718A Particle interaction processing system 失效
标题翻译：粒子相互作用处理系统
公开(公告)号：US5432718A
公开(公告)日：1995-07-11
申请号：US291414
申请日：1994-08-16
申请人： Kim Molvig , Gregory M. Papadopoulos
发明人： Kim Molvig , Gregory M. Papadopoulos
IPC分类号： G06F15/80 , G06F17/50 , G06F19/00
CPC分类号： G06F15/803 , G06F17/5018 , G06F2217/10 , G06F2217/16
摘要： Fluid flow is simulated by a massively parallel data processor having combinational logic for processing collision rules at lattice sites. Following collision processing, particle representations are moved to different sites dependent on direction and velocity of the particles. The collision rules are based on collisions of particles positioned at sites of a three-dimensional lattice. Particle representations identify particles of plural energy levels, and the collision rules allow for transfer of energy between particles. Particle representations relate to particles which move along four-dimensional face-centered hypercube lattices which project to the three-dimensional lattice. The lattice may include interfacing grids of different unit dimensions depending on the resolution required in individual volumes of space.
摘要翻译：流体流动由具有组合逻辑的大规模并行数据处理器模拟，用于处理格点位置的碰撞规则。在碰撞处理之后，根据粒子的方向和速度将粒子表示移动到不同的位置。碰撞规则基于位于三维网格位置处的粒子的碰撞。粒子表示识别多个能级的粒子，并且碰撞规则允许粒子之间的能量传递。粒子表示涉及沿四维面心超立方体网格移动的粒子，其投影到三维网格。晶格可以包括不同单位尺寸的接口网格，这取决于单个体积空间中所需的分辨率。

14. 发明授权

US5377129A Particle interaction processing system 失效
标题翻译：粒子相互作用处理系统
公开(公告)号：US5377129A
公开(公告)日：1994-12-27
申请号：US30573
申请日：1993-03-12
申请人： Kim Molvig , Gregory M. Papadopoulos
发明人： Kim Molvig , Gregory M. Papadopoulos
IPC分类号： G06F15/80 , G06F17/50 , G06F19/00 , G06F15/60
CPC分类号： G06F15/803 , G06F17/5018 , G06F2217/10 , G06F2217/16
摘要： Fluid flow is simulated by a massively parallel data processor having combinational logic for processing collision rules at lattice sites. Following collision processing, particle representations are moved to different sites dependent on direction and velocity of the particles. The collision rules are based on collisions of particles positioned at sites of a three-dimensional lattice. Particle representations identify particles of plural energy levels, and the collision rules allow for transfer of energy between particles. Particle representations relate to particles which move along four-dimensional face-centered hypercube lattices which project to the three-dimensional lattice. The lattice may include interfacing grids of different unit dimensions depending on the resolution required in individual volumes of space.
摘要翻译：流体流动由具有组合逻辑的大规模并行数据处理器模拟，用于处理格点位置的碰撞规则。在碰撞处理之后，根据粒子的方向和速度将粒子表示移动到不同的位置。碰撞规则基于位于三维网格位置处的粒子的碰撞。粒子表示识别多个能级的粒子，并且碰撞规则允许粒子之间的能量传递。粒子表示涉及沿四维面心超立方体网格移动的粒子，其投影到三维网格。晶格可以包括不同单位尺寸的接口网格，这取决于单个体积空间中所需的分辨率。

15. 发明授权

US5018062A Method and apparatus for overriding a ROM routine in response to a reset 失效
标题翻译：响应于重置来重写ROM例程的方法和装置
公开(公告)号：US5018062A
公开(公告)日：1991-05-21
申请号：US113746
申请日：1987-10-23
申请人： David E. Culler , Gregory M. Papadopoulos , Richard P. Schneider
发明人： David E. Culler , Gregory M. Papadopoulos , Richard P. Schneider
IPC分类号： G06F9/32
CPC分类号： G06F9/32
摘要： An electronic device comprising a state machine is coupled between the ROM and its socket. When armed by an arming sequence, the device responds to an address from a microprocessor during a reset operation to modify the output of the ROM. The modified output causes a jump to a routine in RAM rather than a jump in an initialization routine in the ROM. This enables a user to change the microprocessor's addressing mode from protected to real without a complete initialization of the system. Arming of the device and reset of microprocessor is caused by a protected mode routine, and after reset the mircroprocessor processes a real mode routine.
摘要翻译：包括状态机的电子设备耦合在ROM和其插座之间。当通过布防序列布防时，设备在复位操作期间响应来自微处理器的地址以修改ROM的输出。修改的输出导致跳转到RAM中的例程，而不是ROM中的初始化例程中的跳转。这使得用户能够将微处理器的寻址模式从受保护状态更改为真实，而无需系统的完全初始化。器件的布防和微处理器的复位是由保护模式程序引起的，复位后，微处理器处理一个实模式程序。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式