会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明授权
    • Bi-polar modulator
    • 双极调制器
    • US07872543B2
    • 2011-01-18
    • US12133726
    • 2008-06-05
    • Gary John BallantyneArun JayaramanBo SunGurkanwal Singh Sahota
    • Gary John BallantyneArun JayaramanBo SunGurkanwal Singh Sahota
    • H04L27/20
    • H04L27/362H03F3/2176
    • A bi-polar modulator that can perform quadrature modulation using amplitude modulators is described. In one design, the bi-polar modulator includes first and second amplitude modulators and a summer. The first amplitude modulator amplitude modulates a first carrier signal with a first input signal and provides a first amplitude modulated signal. The second amplitude modulator amplitude modulates a second carrier signal with a second input signal and provides a second amplitude modulated signal. The summer sums the first and second amplitude modulated signals and provides a quadrature modulated signal that is both amplitude and phase modulated. The first and second input signals may be obtained based on absolute values of first and second modulating signals, respectively. The first and second carrier signals have phases determined based on the sign of the first and second modulating signals, respectively. Each amplitude modulator may be implemented with a class-E amplifier.
    • 描述了可以使用幅度调制器执行正交调制的双极调制器。 在一种设计中,双极调制器包括第一和第二幅度调制器和夏季。 第一幅度调制器利用第一输入信号调制第一载波信号并提供第一幅度调制信号。 第二幅度调制器利用第二输入信号幅度调制第二载波信号,并提供第二幅度调制信号。 夏季对第一和第二幅度调制信号进行求和,并提供幅度和相位调制的正交调制信号。 可以分别基于第一和第二调制信号的绝对值来获得第一和第二输入信号。 第一和第二载波信号分别基于第一和第二调制信号的符号确定相位。 每个幅度调制器可以用E类放大器来实现。
    • 13. 发明申请
    • SYSTEM AND METHOD OF CALIBRATING POWER-ON GATING WINDOW FOR A TIME-TO-DIGITAL CONVERTER (TDC) OF A DIGITAL PHASE LOCKED LOOP (DPLL)
    • 用于数字相位锁定(DPLL)的时间到数字转换器(TDC)的校准功率增益窗口的系统和方法
    • US20090262878A1
    • 2009-10-22
    • US12107584
    • 2008-04-22
    • Bo SunGurkanwal Singh SahotaZixiang Yang
    • Bo SunGurkanwal Singh SahotaZixiang Yang
    • H04L7/00H03L7/06
    • H03L7/085H03L7/18H03L2207/50
    • A system and method are disclosed related to calibrating a power-on gating window for a time-to-digital converter (TDC) of a digital phase locked loop (DPLL). The gating window is calibrated to ensure proper operation of the DPLL, while at the same time operating the TDC in a power efficient manner. In particular, the technique entails setting the width of the TDC gating window to a default value; operating the DPLL until the control loop is substantially locked; decreasing the width of the TDC gating window by a predetermined amount, while monitoring the phase error signal generated by the phase error device of the DPLL; determining the current width of the TDC gating window at substantially a time when the phase error arrives at or crosses a predetermined threshold; and increasing the current width of the TDC gating window by a predetermined amount to build in a margin of error for the operating width of the TDC gating window.
    • 公开了一种系统和方法,用于校准数字锁相环(DPLL)的时间 - 数字转换器(TDC)的上电门控窗口。 门控窗口被校准,以确保DPLL的正常运行,同时以高效的方式操作TDC。 特别地,该技术需要将TDC门控窗口的宽度设置为默认值; 操作DPLL直到控制回路基本锁定; 同时监视由DPLL的相位误差装置产生的相位误差信号,将TDC门控窗口的宽度减小预定量; 在相位误差到达或超过预定阈值的时间基本上确定TDC门控窗口的当前宽度; 并且将TDC门控窗口的当前宽度增加预定量以构成TDC门控窗口的操作宽度的误差范围。
    • 19. 发明授权
    • High-linearity complementary amplifier
    • 高线性互补放大器
    • US07936217B2
    • 2011-05-03
    • US11947570
    • 2007-11-29
    • Junxiong DengGurkanwal Singh SahotaSolti Peng
    • Junxiong DengGurkanwal Singh SahotaSolti Peng
    • H03F3/18
    • H03F1/3205H03F1/0261H03F1/086H03F1/3211H03F1/56H03F3/19H03F3/3022H03F3/45179H03F2200/18H03F2200/294H03F2200/354H03F2200/451
    • A complementary amplifier includes an NMOS transistor coupled to a PMOS transistor in a stacked configuration. The NMOS transistor and the PMOS transistor receive and amplify an input signal. The NMOS and PMOS transistors operate as a linear complementary amplifier and provide an output signal. The NMOS and PMOS transistors may have separate bias voltages, which may be selected to overlap the low-to-high and high-to-low transitions of the transconductances of these transistors. The width and length dimensions of the NMOS and PMOS transistors may be selected to match the change in input capacitance and the change in transconductance of the NMOS transistor in moderate inversion region with the change in input capacitance and the change in transconductance of the PMOS transistor in moderate inversion region. The complementary amplifier may have an approximately constant total input capacitance and an approximately constant total transconductance over a range of voltages.
    • 互补放大器包括以堆叠配置耦合到PMOS晶体管的NMOS晶体管。 NMOS晶体管和PMOS晶体管接收和放大输入信号。 NMOS和PMOS晶体管作为线性互补放大器工作并提供输出信号。 NMOS和PMOS晶体管可以具有单独的偏置电压,其可以被选择为与这些晶体管的跨导的低到高和高到低的跃迁重叠。 可以选择NMOS和PMOS晶体管的宽度和长度尺寸以匹配输入电容的变化和中等反转区中NMOS晶体管的跨导变化,随着输入电容的变化和PMOS晶体管的跨导变化 中等反转区。 互补放大器可以具有近似恒定的总输入电容和在一定范围的电压上的近似恒定的总跨导。
    • 20. 发明申请
    • HIGH-LINEARITY COMPLEMENTARY AMPLIFIER
    • 高线性互补放大器
    • US20090140812A1
    • 2009-06-04
    • US11947570
    • 2007-11-29
    • Junxiong DengGurkanwal Singh SahotaSolti Peng
    • Junxiong DengGurkanwal Singh SahotaSolti Peng
    • H03F3/16
    • H03F1/3205H03F1/0261H03F1/086H03F1/3211H03F1/56H03F3/19H03F3/3022H03F3/45179H03F2200/18H03F2200/294H03F2200/354H03F2200/451
    • A complementary amplifier includes an NMOS transistor coupled to a PMOS transistor in a stacked configuration. The NMOS transistor and the PMOS transistor receive and amplify an input signal. The NMOS and PMOS transistors operate as a linear complementary amplifier and provide an output signal. The NMOS and PMOS transistors may have separate bias voltages, which may be selected to overlap the low-to-high and high-to-low transitions of the transconductances of these transistors. The width and length dimensions of the NMOS and PMOS transistors may be selected to match the change in input capacitance and the change in transconductance of the NMOS transistor in moderate inversion region with the change in input capacitance and the change in transconductance of the PMOS transistor in moderate inversion region. The complementary amplifier may have an approximately constant total input capacitance and an approximately constant total transconductance over a range of voltages.
    • 互补放大器包括以堆叠配置耦合到PMOS晶体管的NMOS晶体管。 NMOS晶体管和PMOS晶体管接收和放大输入信号。 NMOS和PMOS晶体管作为线性互补放大器工作并提供输出信号。 NMOS和PMOS晶体管可以具有单独的偏置电压,其可以被选择为与这些晶体管的跨导的低到高和高到低的跃迁重叠。 可以选择NMOS和PMOS晶体管的宽度和长度尺寸以匹配输入电容的变化和中等反转区中NMOS晶体管的跨导变化,随着输入电容的变化和PMOS晶体管的跨导变化 中等反转区。 互补放大器可以具有近似恒定的总输入电容和在一定范围的电压上的近似恒定的总跨导。