会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 17. 发明授权
    • Gallium arsenide depletion made MESFIT logic cell
    • 砷化镓耗尽使得MESFIT逻辑电池
    • US4965863A
    • 1990-10-23
    • US104758
    • 1987-10-02
    • Seymour R. Cray
    • Seymour R. Cray
    • H01L21/8232H01L27/06H03K19/0185H03K19/0952H03K19/0956
    • H01L27/0605H03K19/018535H03K19/0956
    • A gallium arsenide logic design system is described for designing custom or semi-custom LSI integrated circuits using standard cells from a cell library. D-MESFET transistors and Schottky diodes are used for implementing the cell types in gallium arsenide to produce performance levels of less than 150 pico-second per gate propagation delay. Each integrated circuit die is built from a cell library containing three standard cells. The limitation on the number of standard cells used for logic design allows for fast and efficient turnaround time between logic design and fabrication. A minumum number of masks are required for implementing the custom integrated circuit due to the efficient design of the cell types. The placement and interconnect of the cells on the die are also performed in an efficient manner due to the predefined allowable locations for cell placement and the predefined allowable route channels for the interconnect. A clock amplifier cell is described for the cell library which differentially phase corrects a two-phase clock signal to ensure that the two clock lines are perfectly out of phase at all times. The combination of this strictly controlled two-phase clock with the gallium arsenide cell designs allows digital logic implementations at an LSI level to operate at 1-GHz clock frequencies.
    • 描述了砷化镓逻辑设计系统,用于使用来自单元库的标准单元来设计定制或半定制的LSI集成电路。 D-MESFET晶体管和肖特基二极管用于实现砷化镓中的电池类型,以产生每栅极传播延迟小于150皮秒的性能水平。 每个集成电路管芯由包含三个标准单元的单元库构建。 用于逻辑设计的标准单元数量的限制允许在逻辑设计和制造之间快速有效的周转时间。 由于电池类型的有效设计,需要最少数量的掩模来实现定制集成电路。 由于用于单元布置的预定义的可允许位置和用于互连的预定义的可允许路线通道,芯片上的单元的放置和互连也以有效的方式执行。 对于单元库描述时钟放大器单元,其对差分相位校正两相时钟信号,以确保两个时钟线始终完全异相。 这种严格控制的两相时钟与砷化镓电池设计的组合允许LSI级别的数字逻辑实现在1 GHz时钟频率下工作。