专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

111. 发明申请

US20070168361A1 Data replication among storage systems 有权
公开(公告)号：US20070168361A1
公开(公告)日：2007-07-19
申请号：US11715480
申请日：2007-03-08
申请人： Yusuke Hirakawa , Hiroshi Arakawa , Takahiko Takeda , Takao Sato
发明人： Yusuke Hirakawa , Hiroshi Arakawa , Takahiko Takeda , Takao Sato
IPC分类号： G06F17/30
CPC分类号： G06F17/30312 , G06F11/2064 , G06F11/2071 , G06F11/2082 , G06F2201/855 , H04L67/1095 , H04L67/1097 , Y10S707/99955
摘要： A first storage system stores information relating to the updating of data stored in that system as a journal. More specifically, the journal is composed of a copy of data that was used for updating and update information such as a write command used during updating. Furthermore, the second storage system acquires the journal via a communication line between the first storage system and the second storage system. The second storage system holds a duplicate of the data held by the first storage system and updates the data corresponding to the data of the first storage system in the data update order of the first storage system by using the journal.

112. 发明申请

US20070110161A1 Motion vector estimation apparatus 失效
标题翻译：运动矢量估计装置
公开(公告)号：US20070110161A1
公开(公告)日：2007-05-17
申请号：US11591451
申请日：2006-11-02
申请人： Katsuo Saigo , Tatsuro Juri , Hideyuki Ohgose , Koji Arimura , Hiroshi Arakawa , Kei Tasaka , Yuuki Maruyama
发明人： Katsuo Saigo , Tatsuro Juri , Hideyuki Ohgose , Koji Arimura , Hiroshi Arakawa , Kei Tasaka , Yuuki Maruyama
IPC分类号： H04N11/02 , H04N11/04
CPC分类号： H04N19/57 , H04N19/513 , H04N19/56 , H04N19/61
摘要： The present invention provides a motion vector estimation apparatus which can decrease circuit size by reducing the amount of computations for detecting a motion vector. The motion vector estimation apparatus in the present invention includes a motion vector estimation unit which estimates a motion vector MV0F for the target block BL0 by searching within a reference picture P1 for a block with an image similar to an image in the target block BL0, which is included in a picture B2; a prediction calculation unit and a prediction range control unit which specify a search range in the reference picture P1 based on the motion vector MV0F and; the motion vector estimation unit estimates the motion vector MV1F for the target block BL1 by searching in the search range for a block with an image similar to an image in the target block BL1, which is included in the picture B3.
摘要翻译：本发明提供一种通过减少用于检测运动矢量的计算量来减小电路尺寸的运动矢量估计装置。本发明的运动矢量估计装置包括运动矢量估计单元，其通过在参考图像P 1中搜索具有与目标中的图像相似的图像的块来估计目标块BL 0的运动矢量MV 0 F 块BL 0，其包括在图片B 2中; 预测计算单元和预测范围控制单元，其基于运动矢量MV 0 F指定参考图像P 1中的搜索范围; 运动矢量估计单元通过在搜索范围内搜索具有与包括在图像B 3中的目标块BL 1中的图像类似的图像的块来估计目标块BL 1的运动矢量MV 1 F。

113. 发明申请

US20070092001A1 Moving picture coding apparatus, method and computer program 审中-公开
标题翻译：运动图像编码装置，方法和计算机程序
公开(公告)号：US20070092001A1
公开(公告)日：2007-04-26
申请号：US11582485
申请日：2006-10-18
申请人： Hiroshi Arakawa
发明人： Hiroshi Arakawa
IPC分类号： H04N11/04 , H04N7/12
CPC分类号： H04N11/042 , H04N19/124 , H04N19/14 , H04N19/172 , H04N19/186 , H04N19/61
摘要： A moving picture coding apparatus which codes a moving picture and includes a first extraction unit, which extracts a feature quantity of luminance components of the moving picture, a second extraction unit which extracts a feature quantity of chrominance components of the moving picture, a control unit which controls the quantization width for the chrominance components based on the feature quantity of the luminance components and the feature quantity of the chrominance components.
摘要翻译：一种运动图像编码装置，其对运动图像进行编码，并且包括提取运动图像的亮度分量的特征量的第一提取单元，提取运动图像的色度分量的特征量的第二提取单元，控制单元其基于亮度分量的特征量和色度分量的特征量来控制色度分量的量化宽度。

114. 发明授权

US07155513B2 Storage system having virtualized resource 有权
公开(公告)号：US07155513B2
公开(公告)日：2006-12-26
申请号：US10355695
申请日：2003-01-30
申请人： Hiroshi Arakawa , Takashi Oeda , Naoto Matsunami , Ryusuke Ito
发明人： Hiroshi Arakawa , Takashi Oeda , Naoto Matsunami , Ryusuke Ito
IPC分类号： G06F15/173
摘要： A storage system configured to provide a storage area to a host coupled to the storage system includes a first storage device being configured to store data and provide one or more functions. A second storage device is configured to store data and provide one or more functions. A virtual volume provides a storage location and being associated with at least one of the first and second storage devices. A database includes information relating to the one or more functions that the first and second storage devices are configured to perform. A first server is coupled to the first and second storage devices and having access to the database and providing the virtual volume to the host, the first server being configured to access the database in response to a function request from the host involving at least one of the first and second storage devices. The function request is a request of a function to be performed by a storage device. The database is accessed to determine whether or not the at least one of the first and second storage devices is capable of performing the request from the host. The first server is further configured to perform the request if the determination is negative or provide an instruction to the at least one of the first and second storage devices to perform to the request if the determination is positive.

115. 发明申请

US20060176962A1 Image coding apparatus and image coding method 失效
标题翻译：图像编码装置和图像编码方法
公开(公告)号：US20060176962A1
公开(公告)日：2006-08-10
申请号：US11330245
申请日：2006-01-12
申请人： Koji Arimura , Hiroshi Arakawa , Kei Tasaka , Takashi Masuno
发明人： Koji Arimura , Hiroshi Arakawa , Kei Tasaka , Takashi Masuno
IPC分类号： H04N11/04 , H04N7/12 , H04N11/02 , H04B1/66
CPC分类号： H04N19/137 , H04N19/11 , H04N19/14 , H04N19/159 , H04N19/176 , H04N19/593 , H04N19/61
摘要： The image coding apparatus does not determine the intra-frame prediction mode based on the prediction error of the entire blocks included in a macro block, but executes intra-frame prediction with the predetermined intra-frame prediction mode for a certain block. The block selection unit judges that the current block to be coded is a prediction error calculation block or a non-prediction error calculation block. In the case where the current block is a prediction error calculation block, the mode error value calculation unit calculates the prediction error by the sum of absolute differences and the like for all of the intra-frame prediction modes, the inter-mode comparison unit compares the prediction errors, and as a result of the comparison, the intra-frame prediction mode having the minimum prediction errors is determined as the intra-frame prediction mode. In the case where the current block is a non-prediction error calculation block, the prediction error is not calculated. As an alternative method the prediction mode estimation unit determines the intra-frame prediction mode based on the neighboring prediction mode information stored in the storage unit.
摘要翻译：图像编码装置根据包含在宏块中的整个块的预测误差，不确定帧内预测模式，而是对于某个块以预定的帧内预测模式执行帧内预测。块选择单元判断要编码的当前块是预测误差计算块或非预测误差计算块。在当前块是预测误差计算块的情况下，模式误差值计算单元针对所有的帧内预测模式计算出绝对差等的和的预测误差，模式间比较单元比较预测误差，作为比较的结果，将具有最小预测误差的帧内预测模式确定为帧内预测模式。在当前块是非预测误差计算块的情况下，不计算预测误差。作为替代方法，预测模式估计单元基于存储在存储单元中的相邻预测模式信息来确定帧内预测模式。

116. 发明授权

US06883073B2 Virtualized volume snapshot formation method 失效
标题翻译：虚拟卷快照形成方法
公开(公告)号：US06883073B2
公开(公告)日：2005-04-19
申请号：US10120404
申请日：2002-04-12
申请人： Hiroshi Arakawa , Takashi Oeda , Katsunori Nakamura
发明人： Hiroshi Arakawa , Takashi Oeda , Katsunori Nakamura
IPC分类号： G06F3/06 , G06F11/14 , G06F12/00 , G06F12/16
CPC分类号： G06F11/1451 , G06F3/0605 , G06F3/0622 , G06F3/065 , G06F3/0665 , G06F3/067 , G06F2201/84
摘要： A server has management information including correspondence information between a physical storage region and a virtualized storage region, so as to provide a virtualized storage region. The server includes a unit for using the management information to provide a virtualized storage region to another host and a unit for instructing the control of the storage regions based on the virtualized storage region to a controller for a storage device for providing the physical storage region. Moreover, the controller includes a unit having whole or a part of management information including the correspondence information and performing the control of the storage device based on the virtualized storage region in response to the instruction.
摘要翻译：服务器具有包括物理存储区域和虚拟化存储区域之间的对应信息的管理信息，以提供虚拟化的存储区域。服务器包括用于使用管理信息向另一个主机提供虚拟化存储区域的单元和用于指示基于虚拟化存储区域的存储区域的控制的单元到用于提供物理存储区域的存储设备的控制器。此外，控制器包括具有包括对应信息的管理信息的全部或一部分的单元，并且响应于该指令，基于虚拟化存储区域执行存储设备的控制。

117. 发明授权

US06424970B1 Sorting system and method executed by plural computers for sorting and distributing data to selected output nodes 有权
标题翻译：排序系统和方法由多台计算机执行，用于对选定的输出节点排序和分发数据
公开(公告)号：US06424970B1
公开(公告)日：2002-07-23
申请号：US09366320
申请日：1999-08-02
申请人： Hiroshi Arakawa , Akira Yamamoto , Shigeo Honma , Hideo Ohata
发明人： Hiroshi Arakawa , Akira Yamamoto , Shigeo Honma , Hideo Ohata
IPC分类号： G06F716
CPC分类号： G06F7/36 , Y10S707/99937
摘要： A sorting system includes a plurality of input nodes, each of which sorts sorting target data distributed and stored in input local disks. An internally sorted result is stored as a plurality of sorted strings in a shared disk connected between the input node and output node. Upon reception of a merge instruction from all input nodes, the output node reads the sorted string from the shared disk and merges it and outputs a whole sorted result of all input data to an output local disk. In a process of obtaining a whole sorted result of all input data through parallel processing by a computer system constituted of a plurality of computers (nodes), a time to sorting input data can be shortened.
摘要翻译：排序系统包括多个输入节点，每个输入节点对分发并存储在输入的本地盘中的目标数据进行排序。内部排序结果作为多个排序的字符串存储在连接在输入节点和输出节点之间的共享盘中。在从所有输入节点接收到合并指令时，输出节点从共享磁盘读取排序的字符串并将其合并，并将所有输入数据的整体排序结果输出到输出本地磁盘。在通过由多个计算机（节点）构成的计算机系统的并行处理来获得所有输入数据的整体排序结果的过程中，可以缩短排序输入数据的时间。

118. 发明授权

US5996046A Parity generation system for generating new parity using old data in temporary storage without accessing main disk storage of disk drive 失效
标题翻译：奇偶校验生成系统，用于在临时存储中生成使用旧数据的新奇偶校验，而无需访问磁盘驱动器的主磁盘存储
公开(公告)号：US5996046A
公开(公告)日：1999-11-30
申请号：US849236
申请日：1997-06-05
申请人： Ikuya Yagisawa , Naoto Matsunami , Takashi Oeda , Yasunori Kaneda , Hiroshi Arakawa , Masahiro Takano
发明人： Ikuya Yagisawa , Naoto Matsunami , Takashi Oeda , Yasunori Kaneda , Hiroshi Arakawa , Masahiro Takano
IPC分类号： G06F12/16 , G06F3/06 , G06F11/10 , G06F11/00 , G06F12/00
CPC分类号： G06F11/1076 , G06F2211/1059
摘要： In a computer system having a host system including a plurality of disk devices, a CPU, a main memory and a disk control circuit for controlling the disk devices, a host CPU executes a program unit to generate intermediate data for parity generation and holds it in a data holding unit to asynchronously conduct a data write process and a parity write process. A unit for generating parity and a unit for transferring data operate without the intervention of the CPU in accordance with a command issued by the program unit executed by the host CPU.
摘要翻译： PCT No.PCT / JP95 / 02518 Sec。 371日期：1997年6月5日 102（e）日期1997年6月5日PCT提交1995年12月8日PCT公布。 WO96 / 18141 PCT出版物日期1996年6月13日在具有包括多个盘装置的主机系统的计算机系统中，CPU，主存储器和用于控制盘装置的盘控制电路，主机CPU执行程序单元以产生用于奇偶校验的中间数据生成并保存在数据保存单元中以异步地进行数据写入处理和奇偶校验写入处理。用于产生奇偶校验的单元和用于传送数据的单元根据由主机CPU执行的程序单元发出的命令而不用CPU进行操作。

119. 发明授权

US5802345A Computer system with a reduced number of command end interrupts from auxiliary memory unit and method of reducing the number of command end interrupts 失效
标题翻译：从辅助存储单元中减少命令结束中断数的计算机系统和减少命令结束中断次数的方法
公开(公告)号：US5802345A
公开(公告)日：1998-09-01
申请号：US411991
申请日：1995-03-28
申请人： Naoto Matsunami , Masayuki Kan , Yasunori Kaneda , Ikuya Yagisawa , Takashi Oeda , Hiroshi Arakawa
发明人： Naoto Matsunami , Masayuki Kan , Yasunori Kaneda , Ikuya Yagisawa , Takashi Oeda , Hiroshi Arakawa
IPC分类号： G06F13/10 , G06F3/06 , G06F13/12 , G06F13/24 , G06F13/00
CPC分类号： G06F13/24 , G06F13/126
摘要： A computer system which includes a host machine having a memory and a CPU with an interrupt handling feature, an auxiliary memory unit for recording and reproducing data and an input/output unit for permitting data input and output between the host machine and the auxiliary memory unit. The CPU of the host machine generates a plurality of commands for designating access to the auxiliary unit, in response to at least one command, groups a plurality of the commands for designating access to the auxiliary memory unit, into at least one group and supplies the input/output unit with the commands independently of one another. The input/output unit executes access to the auxiliary memory unit as designated by each of the commands of one group supplied independently of one another by the CPU, and notifies the CPU by a single interruption that execution of the commands of the one group has been terminated when the accesses designated by all commands belonging to the one group have been terminated.
摘要翻译：一种包括具有存储器的主机和具有中断处理特征的CPU的计算机系统，用于记录和再现数据的辅助存储单元和用于允许主机和辅助存储器单元之间的数据输入和输出的输入/输出单元。主机的CPU产生多个命令，用于指定对辅助单元的访问，响应于至少一个命令将用于指定对辅助存储器单元的访问的多个命令分组成至少一个组，并将输入/输出单元具有彼此独立的命令。输入/输出单元执行对由辅助存储器单元指定的访问，由CPU单独提供的一组命令指定，并通过一次中断通知CPU执行一组命令当属于一个组的所有命令指定的访问已经被终止时终止。

120. 发明授权

US5651132A Disk array control system 失效
标题翻译：磁盘阵列控制系统
公开(公告)号：US5651132A
公开(公告)日：1997-07-22
申请号：US199838
申请日：1994-02-22
申请人： Kiyoshi Honda , Takashi Oeda , Naoto Matsunami , Hiroshi Arakawa , Minoru Yoshida
发明人： Kiyoshi Honda , Takashi Oeda , Naoto Matsunami , Hiroshi Arakawa , Minoru Yoshida
IPC分类号： G06F3/06 , G06F11/10 , G06F11/00
CPC分类号： G06F11/1076 , G06F11/1008 , G06F3/0601 , G06F2003/0692
摘要： In a computer system utilizing an array disk for an external storage device, an array controller arranged between a host computer and disk unit group has a main controller for controlling the array disk; a buffer for temporarily buffering data transferred between the host computer and the disk units; a parity data generator for generating parity data; and an interface controller for controlling interfaces connecting the host computer with the disk units. The buffer has memories for storing transfer requested data and parity data as previous data and previous parity data, respectively. The array controller also has memory management information for managing the memories.
摘要翻译：在利用用于外部存储装置的阵列盘的计算机系统中，布置在主计算机和盘单元组之间的阵列控制器具有用于控制阵列盘的主控制器; 用于临时缓冲在主计算机和盘单元之间传送的数据的缓冲器; 用于产生奇偶校验数据的奇偶校验数据发生器; 以及用于控制将主机与盘单元连接的接口的接口控制器。缓冲器具有用于存储传送请求数据和奇偶校验数据作为先前数据和先前奇偶校验数据的存储器。阵列控制器还具有用于管理存储器的存储器管理信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式