专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

111. 发明申请

WO2011109780A2 CODE DOWNLOAD AND FIREWALL FOR EMBEDDED SECURE APPLICATION 审中-公开
标题翻译：用于嵌入式安全应用程序的代码下载和防火墙
公开(公告)号：WO2011109780A2
公开(公告)日：2011-09-09
申请号：PCT/US2011/027299
申请日：2011-03-04
申请人： MAXLINEAR, INC. , LECLERCQ, Maxime
发明人： LECLERCQ, Maxime
IPC分类号： G06F21/00
CPC分类号： H04N21/4516 , G06F21/10 , H04L9/3234 , H04L9/3265 , H04N21/2347 , H04N21/25816 , H04N21/26606 , H04N21/4405 , H04N21/4623
摘要： A device includes a demodulator for receiving an encrypted content, an interface unit communicatively coupled to an external memory, and a hardware unit coupled to the demodulator and configured to enable the demodulator to decrypt the received content. The hardware unit includes a processing unit, a ROM having a boot code causing the device to fetch data from the external memory, a RAM for storing the fetched data, multiple non-volatile memory registers or fuse banks, and a mechanism configured to write the stored data to an external storage device in response to a backup event. The data may be encrypted using an encryption key prior to being written to the external storage device. The interface unit may include a wired or wireless communication link. The boot code includes executable instructions performing a series of validations. The device disables the executable instructions in the event of a validation failure.
摘要翻译：设备包括用于接收加密内容的解调器，通信地耦合到外部存储器的接口单元，以及耦合到解调器并被配置为使得解调器能够解密所接收的内容的硬件单元。硬件单元包括处理单元，具有引导代码的ROM，该引导代码使得该设备从外部存储器获取数据，用于存储获取的数据的RAM，多个非易失性存储器寄存器或熔丝库，以及被配置为写入将存储的数据存储到外部存储设备以响应备份事件。可以在写入外部存储设备之前使用加密密钥来加密数据。接口单元可以包括有线或无线通信链路。引导代码包括执行一系列验证的可执行指令。在验证失败的情况下，设备将禁用可执行指令。

112. 发明申请

WO2011057000A1 GPS BASEBAND CONTROLLER ARCHITECTURE 审中-公开
标题翻译： GPS基带控制器架构
公开(公告)号：WO2011057000A1
公开(公告)日：2011-05-12
申请号：PCT/US2010/055492
申请日：2010-11-04
申请人： MAXLINEAR, INC. , SPYROPOULOS, Ioannis , ANANDAKUMAR, Anand , LECLERCQ, Maxime , RASSE, Yves
发明人： SPYROPOULOS, Ioannis , ANANDAKUMAR, Anand , LECLERCQ, Maxime , RASSE, Yves
IPC分类号： G05F1/10
CPC分类号： G01S19/34
摘要： A GPS receiver includes an RF front end for acquiring and tracking a satellite signal and a baseband processor configured to preserve power. The baseband processor includes a GPS engine configured to process the satellite signal and generate a PVT fix, a power supervisory module for receiving the PVT fix, and a user state module that determines an environmental state, wherein the power supervisory module may power down the GPS receiver for a period of time based on a result of the determined environment state. The baseband processor also includes a time-based management module that adjusts the TCXO in response to the determined environmental state. The GPS receiver includes a plurality of operation modes, each of which is associated with a plurality of tracking profiles.
摘要翻译： GPS接收机包括用于获取和跟踪卫星信号的RF前端以及配置成保持功率的基带处理器。基带处理器包括配置成处理卫星信号并产生PVT固定的GPS引擎，用于接收PVT定位的电力监控模块以及确定环境状态的用户状态模块，其中电力监控模块可以关闭GPS 接收器基于所确定的环境状态的结果一段时间。基带处理器还包括一个基于时间的管理模块，可根据确定的环境状态调整TCXO。 GPS接收机包括多个操作模式，每个操作模式与多个跟踪简档相关联。

113. 发明申请

WO2010033308A2 HIGH SPEED PLL CLOCK MULTIPLIER 审中-公开
标题翻译：高速PLL时钟倍频器
公开(公告)号：WO2010033308A2
公开(公告)日：2010-03-25
申请号：PCT/US2009/052459
申请日：2009-07-31
申请人： SYNOPSYS , MACHADO, Joaquim J.
发明人： MACHADO, Joaquim J.
IPC分类号： H03L7/087 , H03L7/095
CPC分类号： H03L7/10 , H03L7/0891 , H03L7/095 , H03L7/197
摘要： The present invention relates to a mixed mode electronic circuit that implements a PLL cell that employs an auto-range algorithm to lock to a wide range of input reference signals.
摘要翻译：混合模式电子电路技术领域本发明涉及一种实现PLL单元的混合模式电子电路，该PLL单元使用自动量程算法来锁定大范围的输入参考信号。

114. 发明申请

WO2009135039A3 INTERRUPT BASED MULTIPLEXED CURRENT LIMIT CIRCUIT 审中-公开
公开(公告)号：WO2009135039A3
公开(公告)日：2009-11-05
申请号：PCT/US2009/042369
申请日：2009-04-30
申请人： EXAR CORPORATION , GODER, Dimitry , HU, Zongqi , NGUYEN, Kendra
发明人： GODER, Dimitry , HU, Zongqi , NGUYEN, Kendra
IPC分类号： H03M1/00
摘要： A switching voltage regulator includes, in part, N output stages, a loop ADC, a multiplexer, a current ADC, and an interrupt block. The loop analog-to-digital converter receives the N output voltages each of which is associated with one of N channels. The loop ADC is adapted to vary a duty cycle of N signals each applied to one of the N output stages that generate the N output voltages. The interrupt block is adapted to enable the multiplexer to couple an output stage to the current ADC if a difference between voltages sensed at an output stage during at least two sampling times exceeds a predefined threshold value. The interrupt block may also be adapted to enable the multiplexer to couple an output stage to the current ADC block if a difference between a voltage sensed at the output stage and a reference voltage exceeds a predefined threshold value.

115. 发明申请

WO2009046209A1 METHOD AND APPARATUS FOR EFFICIENT DC CALIBRATION IN A DIRECT-CONVERSION SYSTEM WITH VARIABLE DC GAIN 审中-公开
标题翻译：具有可变直流增益的直接转换系统中有效直流校准的方法和装置
公开(公告)号：WO2009046209A1
公开(公告)日：2009-04-09
申请号：PCT/US2008/078611
申请日：2008-10-02
申请人： MAXLINEAR, INC. , LING, Curtis , LO, Andy , SEDALO, Tete
发明人： LING, Curtis , LO, Andy , SEDALO, Tete
IPC分类号： H04B1/06
CPC分类号： H04B1/16 , H04B1/40
摘要： A wireless communication receiver includes a multitude of look-up tables each storing a multitude of DC offset values associated with the gains of an amplification stage disposed in the wireless communication receiver. The entries for each look-up table are estimated during a stage of the calibration phase. During such a calibration stage, for each selected gain of an amplification stage, a search logic estimates a current DC offset number and compares it to a previous DC offset estimate that is fed back to the search logic. If the difference between the current and previous estimates is less than a predefined threshold value, the current estimate is treated as being associated with the DC offset of the selected gain of the amplification stage and is stored in the look-up table. This process is repeated for each selected gain of each amplification stage of interest until the look-up tables are populated.
摘要翻译：无线通信接收机包括多个查找表，每个查找表存储与设置在无线通信接收机中的放大级的增益相关联的多个DC偏移值。在校准阶段的阶段估计每个查找表的条目。在这样的校准阶段期间，对于放大级的每个所选增益，搜索逻辑估计当前DC偏移数，并将其与反馈到搜索逻辑的先前DC偏移估计进行比较。如果当前和先前估计之间的差值小于预定义的阈值，则将当前估计值视为与放大级的所选增益的DC偏移相关联，并存储在查找表中。对于感兴趣的每个扩增阶段的每个选择的增益重复该过程，直到查找表被填充。

116. 发明申请

WO2008086366A2 SEMICONDUCTOR DEVICE 审中-公开
标题翻译：半导体器件
公开(公告)号：WO2008086366A2
公开(公告)日：2008-07-17
申请号：PCT/US2008/050532
申请日：2008-01-08
申请人： MAXPOWER SEMICONDUCTOR, INC. , DARWISH, Mohamed, N.
发明人： DARWISH, Mohamed, N.
IPC分类号： H01L29/861
CPC分类号： H01L29/7802 , H01L21/02164 , H01L21/0217 , H01L21/02321 , H01L21/2003 , H01L21/265 , H01L21/2658 , H01L21/26586 , H01L21/28008 , H01L21/30604 , H01L21/324 , H01L21/76224 , H01L21/823885 , H01L29/0619 , H01L29/0634 , H01L29/0649 , H01L29/0653 , H01L29/0661 , H01L29/0692 , H01L29/0696 , H01L29/0847 , H01L29/0878 , H01L29/1095 , H01L29/408 , H01L29/4236 , H01L29/42368 , H01L29/66537 , H01L29/66666 , H01L29/66734 , H01L29/7809 , H01L29/7811 , H01L29/7813 , H01L29/7827 , H01L29/7835
摘要： A semiconductor structure includes a number of semiconductor regions, a pair of dielectric regions and a pair of terminals. The first and second regions of the structure are respectively coupled to the first and second terminals. The third region of the structure is disposed between the first and second regions. The dielectric regions extend into the third region. A concentration of doping impurities present in the third region and a distance between the dielectric regions define an electrical characteristic of the structure. The electrical characteristic of the structure is independent of the width of the dielectric regions width. The first and second regions are of opposite conductivity types. The structure optionally includes a fourth region that extends into the third region, and surrounds a portion of the pair of dielectric regions. The interface region between the dielectric regions and the fourth region includes intentionally introduced charges.
摘要翻译：半导体结构包括多个半导体区域，一对电介质区域和一对端子。该结构的第一和第二区域分别耦合到第一和第二端子。结构的第三区域设置在第一和第二区域之间。电介质区域延伸到第三区域。存在于第三区域中的掺杂杂质的浓度和电介质区域之间的距离限定了该结构的电特性。该结构的电气特性与电介质区域的宽度无关。第一和第二区域具有相反的导电类型。该结构可选地包括延伸到第三区域中并围绕该对电介质区域的一部分的第四区域。电介质区域和第四区域之间的界面区域包括有意引入的电荷。

117. 发明申请

WO2008082919A1 SPECULATIVE CACHE TAG EVALUATION 审中-公开
标题翻译：频谱高速缓存标签评估
公开(公告)号：WO2008082919A1
公开(公告)日：2008-07-10
申请号：PCT/US2007/087632
申请日：2007-12-14
申请人： MIPS TECHNOLOGIES, INC. , JACOB, Rojit
发明人： JACOB, Rojit
IPC分类号： G06F12/00
CPC分类号： G06F12/0895 , G06F11/1064
摘要： A cache tag comparison unit in a cache controller tag evaluates data and error correction codes to determine if there is a cache hit or miss. The cache tag comparison unit speculatively compares the tag data with the request tag without regard to error correction. The error correction code verifies whether this initial comparison is correct and provides a confirmed cache hit or miss signal. The tag data is compared with the request tag to determine a provisional cache hit or miss, and in parallel, the error correction code is evaluated. If the error code evaluation indicates errors in the tag data, a provisional cache hit is converted into a cache miss if errors are responsible for a false match. If the error code evaluation identifies the locations of errors, a provisional cache miss is converted into a cache hit if the errors are responsible for the mismatch.
摘要翻译：缓存控制器标签中的缓存标签比较单元评估数据和纠错码，以确定是否存在高速缓存命中或丢失。缓存标签比较单元推测性地将标签数据与请求标签进行比较，而不考虑错误校正。纠错码验证这个初始比较是否正确，并提供确认的缓存命中或未命中信号。将标签数据与请求标签进行比较以确定临时高速缓存命中或丢失，并且并行地评估纠错码。如果错误代码评估指示标签数据中的错误，则如果错误导致错误匹配，则临时高速缓存命中被转换为高速缓存未命中。如果错误代码评估识别错误的位置，则如果错误导致不匹配，则将临时高速缓存未命中转换为高速缓存命中。

118. 发明申请

WO2008051922A2 CONTINUOUS LINEAR SCANNING OF LARGE FLAT PANEL MEDIA 审中-公开
标题翻译：大平板介质的连续线性扫描
公开(公告)号：WO2008051922A2
公开(公告)日：2008-05-02
申请号：PCT/US2007/082117
申请日：2007-10-22
申请人： PHOTON DYNAMICS, INC. , NGUYEN, Kent , THOMPSON, Eric , TRAN, Hai , GANGAKHEDKAR, Kaushal , BARNETT, Robert , TOET, Daniel , BALDWIN, David , AOCHI, Steve , NGUYEN, Neil
发明人： NGUYEN, Kent , THOMPSON, Eric , TRAN, Hai , GANGAKHEDKAR, Kaushal , BARNETT, Robert , TOET, Daniel , BALDWIN, David , AOCHI, Steve , NGUYEN, Neil
IPC分类号： G01R31/302
CPC分类号： G09G3/006 , G02F2001/136254
摘要： A system performs continuous full linear scan of a flat media having a plurality of pixels. The system includes, in part, a chuck, and at least first, second and third gantries. The chuck is adapted to support the flat media during the test. The first gantry includes at least one linear array of non-contacting sensors that spans the width of the flat media and is adapted to move across an entire length of the flat media. Each of the second and third gantries includes a probe head that spans the width of the flat media and each is adapted to apply an electrical signal to the flat media. Each probe head is further adapted to move along a direction substantially perpendicular to the surface of the flat media during the times when the first gantry is in motion and while test signals are being continuously applied.
摘要翻译：系统对具有多个像素的平面介质执行连续全线性扫描。该系统部分地包括卡盘以及至少第一，第二和第三门架。测试过程中，卡盘适合支撑扁平介质。第一台架包括至少一个非接触式传感器的线性阵列，所述非接触式传感器的线性阵列跨越扁平介质的宽度并适于在扁平介质的整个长度上移动。第二和第三门架中的每一个都包括探头，该探头跨越扁平介质的宽度并且每个适于将电信号施加到扁平介质。每个探头还适于在第一机架运动的时间和连续施加测试信号的时间期间沿基本上垂直于扁平介质表面的方向移动。

119. 发明申请

WO2008016767A2 ARRAY TESTING METHOD USING ELECTRIC BIAS STRESS FOR TFT ARRAY 审中-公开
标题翻译：用于TFT阵列的电气偏置应力的阵列测试方法
公开(公告)号：WO2008016767A2
公开(公告)日：2008-02-07
申请号：PCT/US2007/073333
申请日：2007-07-12
申请人： PHOTON DYNAMICS, INC. , JUN, Myungchul
发明人： JUN, Myungchul
IPC分类号： G01R31/00
CPC分类号： G09G3/006 , G09G3/3648 , G09G2320/041
摘要： A method of detecting thin film transistor (TFT) defects in a TFT-liquid crystal display (LCD) panel, includes, in part, applying a stress bias to the TFTs disposed on the panel; and detecting a change in electrical characteristics of the TFTs. The change in the electrical characteristics of the TFTs may be detected using a voltage imaging optical system or an electron beam. The panel temperature may be varied while the bias stress is being applied. The change in the electrical characteristics is optionally detected across an array of the TFTs.
摘要翻译：一种在TFT-液晶显示（LCD）面板中检测薄膜晶体管（TFT）缺陷的方法，部分地包括对设置在面板上的TFT施加应力偏压; 并检测TFT的电特性的变化。可以使用电压成像光学系统或电子束来检测TFT的电特性的变化。当施加偏压应力时，面板温度可以变化。可选地，在TFT的阵列上检测电特性的变化。

120. 发明申请

WO2007140482A2 SERVICE CURVE MAPPING 审中-公开
标题翻译：服务曲线映射
公开(公告)号：WO2007140482A2
公开(公告)日：2007-12-06
申请号：PCT/US2007/070158
申请日：2007-05-31
申请人： RIVERBED TECHNOLOGY, INC. , TRAC, Lap, Nathan , MCCANNE, Steven
发明人： TRAC, Lap, Nathan , MCCANNE, Steven
IPC分类号： H04L12/56
CPC分类号： H04L47/10 , H04L47/20 , H04L47/2433 , H04L47/2441 , H04L47/245 , H04L47/283 , H04L49/90 , H04L49/9047 , H04L49/9078
摘要： A method for configuring service curves for managing the output port of a networking device includes the following steps. A multitude of traffic classes is defined, each traffic class being characterized by a bandwidth and a delay priority. A multitude of traffic service curves is computed, each of the plurality of traffic service curves is associated with a different one of the multitude of traffic classes. At least one of the multitude of traffic classes service curves is characterized by a shifted two-piece linear function shifted such that the service curve limits service to during a nonzero time period prior to the start of the two-piece linear function.
摘要翻译：一种用于配置用于管理网络设备的输出端口的服务曲线的方法包括以下步骤。定义了多个流量类，每个流量类的特征在于带宽和延迟优先级。计算多个业务服务曲线，多个业务业务曲线中的每一个都与多个业务类别中的不同的一个相关联。多个业务等级服务曲线中的至少一个特征在于移位的两段线性函数被移位，使得服务曲线在两片式线性函数开始之前的非零时间段期间将服务限制在极限。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式