专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20080246639A1 Decoding Apparatus and Communications Apparatus 有权
标题翻译：解码装置和通信装置
公开(公告)号：US20080246639A1
公开(公告)日：2008-10-09
申请号：US11791996
申请日：2005-12-01
申请人： Rui Sakai , Wataru Matsumoto , Yoshikuni Miyata , Hideo Yoshida , Takahiko Nakamura
发明人： Rui Sakai , Wataru Matsumoto , Yoshikuni Miyata , Hideo Yoshida , Takahiko Nakamura
IPC分类号： H03M7/00
CPC分类号： H03M13/1188 , H03M13/1117 , H03M13/112 , H03M13/1137 , H03M13/114 , H03M13/118 , H03M13/1185 , H03M13/3911 , H03M13/6583 , H04L1/005 , H04L1/0057
摘要： A decoding apparatus includes a row processing unit 5 and a column processing unit 6 for performing a calculation and an update of probability information with row processing and column processing according to a Min-Sum algorithm on a received signal which is low-density parity-check coded in batches of 1 bit or a predetermined number of bits, a decoded result judgment unit 8 for determining a decoded result from a hard decision of a posterior value, for performing a parity check on the decoded result, and for judging whether or not the decoded result is correct, and a control unit for controlling iteration of decoding processing by the row processing unit 5 and column processing unit 6 on the basis of the judgment result of the decoded result judgment unit 8.
摘要翻译：解码装置包括：行处理单元5和列处理单元6，用于对接收到的信号进行低密度奇偶校验，根据最小和算法对行处理和列处理进行概率信息的计算和更新以1比特或预定比特数的批次编码的解码结果判断单元8，用于从后验值的硬判定中确定解码结果，用于对解码结果进行奇偶校验，并判断是否解码结果是正确的，以及控制单元，用于根据解码结果判断单元8的判断结果控制行处理单元5和列处理单元6的解码处理的迭代。

2. 发明授权

US10340948B2 Transmitter and receiver, and method of varying a coding rate 有权
公开(公告)号：US10340948B2
公开(公告)日：2019-07-02
申请号：US14762606
申请日：2013-02-08
申请人： Kenya Sugihara , Yoshikuni Miyata , Wataru Matsumoto
发明人： Kenya Sugihara , Yoshikuni Miyata , Wataru Matsumoto
IPC分类号： H03M13/11 , H03M13/00 , H04L1/00 , H03M13/03
摘要： A data structure of a check matrix for the error correction code is a data structure of a check matrix for an error correction code, in which the error correction code is the LDPC code, and in which the check matrix has a matrix structure in which rows are rearranged for submatrices consisting of a part of columns of the check matrix. Moreover, in the method and device for varying the coding rate of the error correction code, a puncture position that is determined in accordance with a puncture position determination signal is a puncture position with which a number of columns in which two or more 1s are contained in a region of the check matrix that is directly affected by puncturing is minimized.

3. 发明申请

US20140310568A1 RECEIVER, COMMUNICATION DEVICE, AND COMMUNICATION METHOD 审中-公开
标题翻译：接收机，通信设备和通信方法
公开(公告)号：US20140310568A1
公开(公告)日：2014-10-16
申请号：US14359402
申请日：2013-01-15
申请人： Wataru Matsumoto , Yoshikuni Miyata , Kenya Sugihara
发明人： Wataru Matsumoto , Yoshikuni Miyata , Kenya Sugihara
IPC分类号： H03M13/11
CPC分类号： H03M13/1105 , H03M13/1102 , H03M13/1111 , H03M13/1191 , H03M13/336 , H03M13/3723 , H03M13/6325 , H04L1/0047 , H04L1/0057
摘要： A Sum-product decoder 17 carries out soft-decision iterative decoding on a received signal s′(t) received by a signal receiving unit 12 by using an extended check matrix Hd which is a combination of a matrix D in which differential modulation by a differential modulator 3 is replaced by a check matrix and a check matrix H for error correcting codes to carry out error correction decoding on an information sequence bi.
摘要翻译：求和积解码器17对由信号接收单元12接收的接收信号s'（t）执行软判决迭代解码，该扩展校验矩阵Hd是矩阵D的组合，其中差分调制由差分调制器3由用于纠错码的校验矩阵和校验矩阵H代替，以对信息序列bi执行纠错解码。

4. 发明申请

US20130311847A1 ERROR CORRECTION CODING DEVICE, ERROR CORRECTION DECODING DEVICE AND METHOD THEREFOR 有权
标题翻译：错误校正编码装置，错误校正解码装置及其方法
公开(公告)号：US20130311847A1
公开(公告)日：2013-11-21
申请号：US13982919
申请日：2012-05-30
申请人： Yoshikuni Miyata , Wataru Matsumoto , Hideo Yoshida , Kazuo Kubo
发明人： Yoshikuni Miyata , Wataru Matsumoto , Hideo Yoshida , Kazuo Kubo
IPC分类号： H03M13/29
CPC分类号： H03M13/29 , H03M13/1102 , H03M13/1145 , H03M13/152 , H03M13/2909 , H03M13/356
摘要： Provided is an error correction encoder that performs coding on both a transmission area and a redundancy area of the transmission frame by using a product code, and when excess or deficiency is arisen with respect to allocation of an information sequence area and/or a parity sequence area in a product code frame generated by the coding using the product code, non-uniformly allocate the information sequence area to the parity sequence area, and/or non-uniformly allocate the parity sequence area to the information sequence area, where each of the non-uniform allocations is performed in accordance with the arisen excess or deficiency.
摘要翻译：提供了一种纠错编码器，其通过使用产品代码对发送帧的发送区域和冗余区域两者进行编码，并且当相对于信息序列区域和/或奇偶校验序列的分配产生过多或不足时通过使用产品代码的编码生成的商品代码帧中的区域，将信息序列区域均匀地分配给奇偶校验序列区域，和/或非均匀地将奇偶校验序列区域分配给信息序列区域，其中，根据发生的过量或不足，进行非均匀分配。

5. 发明授权

US06507621B2 Communication device and communication method 失效
标题翻译：通信设备和通信方式
公开(公告)号：US06507621B2
公开(公告)日：2003-01-14
申请号：US09914360
申请日：2001-08-27
申请人： Wataru Matsumoto , Yoshikuni Miyata
发明人： Wataru Matsumoto , Yoshikuni Miyata
IPC分类号： H04L512
CPC分类号： H03M13/258 , H03M13/1515 , H03M13/2966 , H03M13/2975
摘要： A communication device is provided with a turbo encoder (1) which carries out a turbo encoding process on the lower two bits of transmission data so as to output two-bit information bits and two-bit redundant bits that are generated so as to uniform the correction capabilities with respect to the respective information bits; a turbo decoder (a first decoder (11), a second decoder (15), etc.) which carries out a soft-judgment on the lower two bits of a received signal that are susceptible to degradation in characteristics, and also carries out an error-correction process using Reed Solomon codes thereon so that the information bits of the lower two bits are estimated, and a third judging device (22) which carries out a hard-judging process on the other bits of the received signal so that the other upper bits are estimated.
摘要翻译：通信装置设置有turbo编码器（1），其对发送数据的低两位执行turbo编码处理，以输出生成的两比特信息比特和两比特冗余比特，以使相对于各个信息位的校正能力; 对第一解码器（第一解码器（11），第二解码器（15）等）进行软判定，对接收信号的低两位进行软判断，该接收信号易受特性劣化的影响，并且还执行误差校正处理使用里德所罗门码，以便估计下位两比特的信息比特;以及第三判断装置（22），对接收信号的其他比特执行硬判断处理，使得另一个估计高位。

6. 发明授权

US08201047B2 Decoding apparatus and communications apparatus 有权
标题翻译：解码装置和通信装置
公开(公告)号：US08201047B2
公开(公告)日：2012-06-12
申请号：US11791996
申请日：2005-12-01
申请人： Rui Sakai , Wataru Matsumoto , Yoshikuni Miyata , Hideo Yoshida , Takahiko Nakamura
发明人： Rui Sakai , Wataru Matsumoto , Yoshikuni Miyata , Hideo Yoshida , Takahiko Nakamura
IPC分类号： H03M13/00
CPC分类号： H03M13/1188 , H03M13/1117 , H03M13/112 , H03M13/1137 , H03M13/114 , H03M13/118 , H03M13/1185 , H03M13/3911 , H03M13/6583 , H04L1/005 , H04L1/0057
摘要： A decoding apparatus includes a row processing unit 5 and a column processing unit 6 for performing a calculation and an update of probability information with row processing and column processing according to a Min-Sum algorithm on a received signal which is low-density parity-check coded in batches of 1 bit or a predetermined number of bits, a decoded result judgment unit 8 for determining a decoded result from a hard decision of a posterior value, for performing a parity check on the decoded result, and for judging whether or not the decoded result is correct, and a control unit for controlling iteration of decoding processing by the row processing unit 5 and column processing unit 6 on the basis of the judgment result of the decoded result judgment unit 8.
摘要翻译：解码装置包括：行处理单元5和列处理单元6，用于对接收到的信号进行低密度奇偶校验，根据最小和算法对行处理和列处理进行概率信息的计算和更新以1比特或预定比特数的批次编码的解码结果判断单元8，用于从后验值的硬判定中确定解码结果，用于对解码结果进行奇偶校验，并判断是否解码结果是正确的，以及控制单元，用于根据解码结果判断单元8的判断结果控制行处理单元5和列处理单元6的解码处理的迭代。

7. 发明授权

US08132080B2 Communication apparatus and decoding method 有权
标题翻译：通信设备和解码方法
公开(公告)号：US08132080B2
公开(公告)日：2012-03-06
申请号：US11988565
申请日：2006-07-12
申请人： Wataru Matsumoto , Rui Sakai , Hideo Yoshida , Yoshikuni Miyata
发明人： Wataru Matsumoto , Rui Sakai , Hideo Yoshida , Yoshikuni Miyata
IPC分类号： H03M13/45
CPC分类号： H03M13/1122 , H03M13/1117 , H03M13/112 , H03M13/6561 , H03M13/658 , H03M13/6583
摘要： A communication apparatus includes a storage unit, a row processing unit, and a column processing unit. The row processing unit repeatedly performs row processing to calculate a column-processing LLR for each column and each row in a check matrix. The column processing unit calculates a row-processing LLR for each column and each row of the check matrix, and repeatedly performs column processing to store in the storage unit the minimum value k of absolute values of the row-processing LLR. The row processing unit and the column processing unit alternately performs their processing. The row processing unit performs calculation using an approximate minimum value while the column processing unit cyclically updates the minimum k value of each row.
摘要翻译：通信装置包括存储单元，行处理单元和列处理单元。行处理单元重复执行行处理，以计算校验矩阵中的每列和每行的列处理LLR。列处理单元针对每个列和校验矩阵的每一行计算行处理LLR，并且重复执行列处理，以在存储单元中存储行处理LLR的绝对值的最小值k。行处理单元和列处理单元交替执行其处理。行处理单元使用近似最小值执行计算，而列处理单元循环地更新每行的最小k值。

8. 发明授权

US08103935B2 Test matrix generating method, encoding method, decoding method, communication apparatus, communication system, encoder and decoder 有权
标题翻译：测试矩阵生成方法，编码方法，解码方法，通信装置，通信系统，编码器和解码器
公开(公告)号：US08103935B2
公开(公告)日：2012-01-24
申请号：US12063507
申请日：2006-07-31
申请人： Wataru Matsumoto , Rui Sakai , Hideo Yoshida , Takahiko Nakamura , Yoshikuni Miyata
发明人： Wataru Matsumoto , Rui Sakai , Hideo Yoshida , Takahiko Nakamura , Yoshikuni Miyata
IPC分类号： G06F11/00
CPC分类号： H03M13/116 , H03M13/1117 , H03M13/1122 , H03M13/1137 , H03M13/6362 , H04L1/0057
摘要： A regular quasi-cyclic matrix is prepared, a conditional expression for assuring a predetermined minimum loop in a parity check matrix is derived, and a mask matrix for converting a specific cyclic permutation matrix into a zero-matrix based on the conditional expression and a predetermined weight distribution is generated. The specific cyclic permutation matrix is converted into the zero-matrix to generate an irregular masking quasi-cyclic matrix. An irregular parity check matrix in which the masking quasi-cyclic matrix and a matrix in which the cyclic permutation matrices are arranged in a staircase manner are arranged in a predetermined location.
摘要翻译：准备规则准循环矩阵，导出用于确定奇偶校验矩阵中的预定最小循环的条件表达式，以及用于将特定循环置换矩阵转换成基于条件表达式的零矩阵的掩码矩阵，产生重量分布。特定的循环置换矩阵被转换为零矩阵以产生不规则的掩蔽准循环矩阵。其中掩蔽准循环矩阵和其中循环置换矩阵以阶梯排列的矩阵布置在预定位置的不规则奇偶校验矩阵。

9. 发明申请

US20090265600A1 TEST MATRIX GENERATING METHOD, ENCODING METHOD, DECODING METHOD, COMMUNICATION APPARATUS, COMMUNICATION SYSTEM, ENCODER AND DECODER 有权
标题翻译：测试矩阵生成方法，编码方法，解码方法，通信设备，通信系统，编码器和解码器
公开(公告)号：US20090265600A1
公开(公告)日：2009-10-22
申请号：US12063507
申请日：2006-07-31
申请人： Wataru Matsumoto , Rui Sakai , Hideo Yoshida , Takahiko Nakamura , Yoshikuni Miyata
发明人： Wataru Matsumoto , Rui Sakai , Hideo Yoshida , Takahiko Nakamura , Yoshikuni Miyata
IPC分类号： H03M13/05 , G06F11/10
CPC分类号： H03M13/116 , H03M13/1117 , H03M13/1122 , H03M13/1137 , H03M13/6362 , H04L1/0057
摘要： A regular quasi-cyclic matrix is prepared, a conditional expression for assuring a predetermined minimum loop in a parity check matrix is derived, and a mask matrix for converting a specific cyclic permutation matrix into a zero-matrix based on the conditional expression and a predetermined weight distribution is generated. The specific cyclic permutation matrix is converted into the zero-matrix to generate an irregular masking quasi-cyclic matrix. An irregular parity check matrix in which the masking quasi-cyclic matrix and a matrix in which the cyclic permutation matrices are arranged in a staircase manner are arranged in a predetermined location.
摘要翻译：准备规则准循环矩阵，导出用于确定奇偶校验矩阵中的预定最小循环的条件表达式，以及用于将特定循环置换矩阵转换成基于条件表达式的零矩阵的掩码矩阵，产生重量分布。特定的循环置换矩阵被转换为零矩阵以产生不规则的掩蔽准循环矩阵。其中掩蔽准循环矩阵和其中循环置换矩阵以阶梯排列的矩阵布置在预定位置的不规则奇偶校验矩阵。

10. 发明授权

US09148175B2 Error correction coding device, error correction decoding device and method therefor 有权
标题翻译：纠错编码装置，纠错解码装置及其方法
公开(公告)号：US09148175B2
公开(公告)日：2015-09-29
申请号：US13982919
申请日：2012-05-30
申请人： Yoshikuni Miyata , Wataru Matsumoto , Hideo Yoshida , Kazuo Kubo
发明人： Yoshikuni Miyata , Wataru Matsumoto , Hideo Yoshida , Kazuo Kubo
IPC分类号： H03M13/00 , H03M13/29 , H03M13/11 , H03M13/35 , H03M13/15
CPC分类号： H03M13/29 , H03M13/1102 , H03M13/1145 , H03M13/152 , H03M13/2909 , H03M13/356
摘要： Provided is an error correction encoder that performs coding on both a transmission area and a redundancy area of the transmission frame by using a product code, and when excess or deficiency is arisen with respect to allocation of an information sequence area and/or a parity sequence area in a product code frame generated by the coding using the product code, non-uniformly allocate the information sequence area to the parity sequence area, and/or non-uniformly allocate the parity sequence area to the information sequence area, where each of the non-uniform allocations is performed in accordance with the arisen excess or deficiency.
摘要翻译：提供了一种纠错编码器，其通过使用产品代码对发送帧的发送区域和冗余区域两者进行编码，并且当相对于信息序列区域和/或奇偶校验序列的分配产生过多或不足时通过使用产品代码的编码生成的商品代码帧中的区域，将信息序列区域均匀地分配给奇偶校验序列区域，和/或非均匀地将奇偶校验序列区域分配给信息序列区域，其中，根据发生的过量或不足，进行非均匀分配。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式