专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US4821169A Access verification arrangement for digital data processing system which has demand-paged memory with page crossing detection 失效
标题翻译：具有页面交叉检测的需求分页存储器的数字数据处理系统的访问验证安排
公开(公告)号：US4821169A
公开(公告)日：1989-04-11
申请号：US15576
申请日：1987-02-11
申请人： Richard L. Sites , Stanley A. Lackey
发明人： Richard L. Sites , Stanley A. Lackey
IPC分类号： G06F12/10 , G06F12/14 , G06F21/24 , G11C7/00
CPC分类号： G06F12/1491
摘要： A bus interface unit for connecting a processor to a memory to form a digital data processing system. The storage locations in the memory are grouped in pages each having a selected access rights mode which regulates access to the data stored therein by the programs, each of which has a selected access rights mode. The access rights are assigned on a page by page basis. If an access request from a program requires transfers to multiple locations, the processor will normally perform an access verification on the first location while it is in the first transfer operation, and then perform the transfer operation and successive transfer operations. If the transfer operations require accesses to separate pages in memory, a microtrap operation is performed and the processor performs access verifications on locations in both pages before performing any transfers.
摘要翻译：总线接口单元，用于将处理器连接到存储器以形成数字数据处理系统。存储器中的存储位置被分组为页面，每页具有选择的访问权限模式，其调节对其中存储的数据的访问，每个程序具有选择的访问权限模式。访问权限是逐页分配的。如果来自程序的访问请求需要转移到多个位置，则处理器通常将在第一位置处于第一传送操作期间执行访问验证，然后执行传送操作和连续的传送操作。如果传输操作需要访问内存中的单独页面，则执行微量捕捉操作，并且处理器在执行任何传输之前对两个页面中的位置执行访问验证。

2. 发明授权

US4982360A Memory subsystem 失效
标题翻译：内存子系统
公开(公告)号：US4982360A
公开(公告)日：1991-01-01
申请号：US534927
申请日：1983-09-22
申请人： William N. Johnson , Le T. Nguyen , Richard L. Sites , Stanley A. Lackey
发明人： William N. Johnson , Le T. Nguyen , Richard L. Sites , Stanley A. Lackey
IPC分类号： G11C17/00 , G06F9/445 , G06F12/06 , G11C7/22 , G11C8/18 , G11C16/02 , G11C29/28
CPC分类号： G06F8/66 , G06F12/0638 , G06F9/328 , G11C29/28 , G11C7/22 , G11C8/18
摘要： A memory subsystem including a read-only memory (ROM), a random access read/write memory (RAM) and a selection system for selecting the output of one of the memories for use by downstream circuitry. The selection of the output is based on input address signals so that the contents of the RAM can substitute for the contents of selected locations in the ROM. If a substitution is to be made, an entry is made in a content addressable memory, which stores addresses for which the RAM output is to be substituted for ROM output. A test system is provided to verify the contents of the content addressable memory.
摘要翻译：包括只读存储器（ROM），随机存取读/写存储器（RAM）和选择系统的存储器子系统，用于选择一个存储器的输出以供下游电路使用。输出的选择基于输入地址信号，使得RAM的内容可以替代ROM中所选位置的内容。如果要进行替换，则在内容可寻址存储器中作出条目，该存储器存储RAM输出被替换为ROM输出的地址。提供测试系统来验证内容可寻址存储器的内容。

3. 发明授权

US5607340A Row tool 失效
标题翻译：行工具
公开(公告)号：US5607340A
公开(公告)日：1997-03-04
申请号：US467074
申请日：1995-06-06
申请人： Stanley A. Lackey , Gordon Grosslight
发明人： Stanley A. Lackey , Gordon Grosslight
IPC分类号： B24B37/04 , B24B37/30 , G11B5/187 , G11B5/23 , G11B5/31 , B24B49/00
CPC分类号： B24B37/30 , B24B37/048 , G11B5/1871 , G11B5/3163 , G11B5/232 , G11B5/3106 , Y10T29/49048
摘要： An adjustable row or transfer tool is disclosed herein compensating for row bow or distortion during a lapping process on a surface so as to establish uniform and substantially precise throat heights for a plurality of thin film transducers carried on a row of magnetic head sliders. To provide for adjustment, the body of the row tool is a double series of relief slots provided in an edge marginal region immediately adjacent to the surface intended to be lapped. The first series includes elongated relief slots disposed between square shaped slots extending across the length of the tool while the second series includes several relief slit openings across the tool length above the first series to terminate in cavities at each end. Bend holes in the tool body are located between the first and second series of relief slots and slits. Adjustment may be achieved by mounting the row tool to a closed loop lapping system.
摘要翻译：本文公开了一种可调节排或转移工具，其在表面上的研磨过程期间补偿行弓或变形，以便为携带在一排磁头滑块上的多个薄膜换能器建立均匀且基本上精确的喉部高度。为了提供调整，行工具的主体是设置在紧邻要被研磨的表面的边缘边缘区域中的双重系列的凹槽。第一系列包括设置在跨过工具的长度延伸的方形狭缝之间的细长的浮雕槽，而第二系列包括穿过第一系列上方的工具长度的多个浮雕狭缝开口，以终止在每个端部的空腔中。工具主体中的弯曲孔位于第一和第二系列的凹槽和狭缝之间。可以通过将行工具安装到闭环研磨系统来实现调整。

4. 发明授权

US4509116A Special instruction processing unit for data processing system 失效
标题翻译：数据处理系统特殊指令处理单元
公开(公告)号：US4509116A
公开(公告)日：1985-04-02
申请号：US370390
申请日：1982-04-21
申请人： Stanley A. Lackey , Kim A. Meinerth , David A. Stoner
发明人： Stanley A. Lackey , Kim A. Meinerth , David A. Stoner
IPC分类号： G06F9/30 , G06F9/38 , G06F15/16 , G06F15/177
CPC分类号： G06F9/3877
摘要： A special instruction processor, such as a floating point accelerator processor, that processes a special class of instructions. Each instruction identifies the number of operands to be processed as well as the number of data words required to be transferred for each operand. The central processing unit retrieves and decodes each instruction, and transfers the special instructions to the special instruction processor. Both processors decode the special instructions to determine the numbers of operands and data words to be transferred. The central processing unit retrieves the data words from memory and transmits them to the special instruction processor. The special instruction processor processes the instruction and signals the central processor when finished. The central processor then causes the special instruction processor to transmit the processed data back to the central instruction processor.
摘要翻译：处理特殊指令类别的特殊指令处理器，如浮点加速器处理器。每个指令标识要处理的操作数的数目以及每个操作数所要传送的数据字数。中央处理单元检索和解码每条指令，并将特殊指令传送到特殊指令处理器。两个处理器都对特殊指令进行解码，以确定要传输的操作数和数据字的数量。中央处理单元从存储器检索数据字，并将其发送到特殊指令处理器。特殊指令处理器处理指令并在完成时向中央处理器发出信号。然后，中央处理器使特殊指令处理器将处理的数据发送回中央指令处理器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式