发明申请
US20220337250A1 Three-Dimensional Columnar Input-Output (IO) Circuitry for Integrated Circuit Device
有权

基本信息:
- 专利标题: Three-Dimensional Columnar Input-Output (IO) Circuitry for Integrated Circuit Device
- 申请号:US17856479 申请日:2022-07-01
- 公开(公告)号:US20220337250A1 公开(公告)日:2022-10-20
- 发明人: Mahesh K. Kumashikar , Ankireddy Nalamalpu , Atul Maheshwari , Lai Guan Tang
- 申请人: Mahesh K. Kumashikar , Ankireddy Nalamalpu , Atul Maheshwari , Lai Guan Tang
- 申请人地址: IN Bangalore; US OR Portland; US OR Portland; MY Tanjung Bungah
- 专利权人: Mahesh K. Kumashikar,Ankireddy Nalamalpu,Atul Maheshwari,Lai Guan Tang
- 当前专利权人: Mahesh K. Kumashikar,Ankireddy Nalamalpu,Atul Maheshwari,Lai Guan Tang
- 当前专利权人地址: IN Bangalore; US OR Portland; US OR Portland; MY Tanjung Bungah
- 主分类号: H03K19/17736
- IPC分类号: H03K19/17736 ; H03K19/1776 ; H03K19/17728
摘要:
This disclosure is directed to methods of disaggregating columnar IO operations from a programmable logic fabric using 3-D packaging technology. More specifically, methods of 3-D programmable fabric arrangements that include one or more IO chiplets stacked in a 3-D orientation on a programmable logic fabric main die that includes one or more D2D drivers to enable communication between the one or more IO chiplets and the programmable logic fabric main die. The IO chiplets may be coupled to the programmable fabric main die through connection to the one or more D2D drivers arranged on the programmable fabric main die.
IPC结构图谱:
H | 电学 |
--H03 | 基本电子电路 |
----H03K | 脉冲技术 |
------H03K19/00 | 逻辑电路,即,至少有两个输入作用于一个输出的;倒向电路 |
--------H03K19/01 | .提高开关速度的改进 |
----------H03K19/173 | ..应用基本逻辑电路作组件的 |
------------H03K19/177 | ...矩阵式排列的 |
--------------H03K19/17736 | ....路由资源的结构细节 |