发明申请
US20110300668A1 USE OF DEVICE ASSEMBLY FOR A GENERALIZATION OF THREE-DIMENSIONAL METAL INTERCONNECT TECHNOLOGIES
有权

基本信息:
- 专利标题: USE OF DEVICE ASSEMBLY FOR A GENERALIZATION OF THREE-DIMENSIONAL METAL INTERCONNECT TECHNOLOGIES
- 专利标题(中):用于三维金属互连技术通用的器件组件的使用
- 申请号:US12792565 申请日:2010-06-02
- 公开(公告)号:US20110300668A1 公开(公告)日:2011-12-08
- 发明人: Pirooz Parvarandeh
- 申请人: Pirooz Parvarandeh
- 申请人地址: US CA Sunnyvale
- 专利权人: MAXIM INTEGRATED PRODUCTS, INC.
- 当前专利权人: MAXIM INTEGRATED PRODUCTS, INC.
- 当前专利权人地址: US CA Sunnyvale
- 主分类号: H01L21/70
- IPC分类号: H01L21/70 ; H01L21/60
摘要:
An assembly process properly positions and align a plurality of first die within a carrier substrate. The first die are positioned within cavities formed in the carrier substrate. The carrier substrate is then aligned with a second substrate having a plurality of second die fabricated therein. The first die and the second die are fabricated using different technologies. Aligning the carrier substrate and the second substrate aligns the first die with the second die. One or more first die can be aligned with each second die. Once aligned, a wafer bonding process is performed to bond the first die to the second die. In some cases, the carrier substrate is removed, leaving behind the first die bonded to the second die of the second substrate. In other cases, the carrier substrate is left in place as a cap. The second substrate is then cut to form die stacks.
摘要(中):
组装过程在载体衬底内适当地定位和对准多个第一管芯。 第一模具定位在形成在载体基板中的空腔内。 然后将载体衬底与其中制造的多个第二模具的第二衬底对准。 第一个模具和第二个模具使用不同的技术制造。 使载体基板和第二基板对齐,使第一模具与第二模具对准。 一个或多个第一管芯可以与每个第二管芯对准。 一旦对准,执行晶片接合工艺以将第一管芯连接到第二管芯。 在一些情况下,去除载体衬底,留下第一裸片与第二衬底的第二裸片结合。 在其他情况下,载体基板作为盖留在原位。 然后将第二衬底切割以形成模具堆叠。
公开/授权文献:
IPC结构图谱:
H | 电学 |
--H01 | 基本电气元件 |
----H01L | 半导体器件;其他类目未包含的电固体器件 |
------H01L21/00 | 专门适用于制造或处理半导体或固体器件或其部件的方法或设备 |
--------H01L21/70 | .由在一共用基片内或其上形成的多个固态组件或集成电路组成的器件或其部件的制造或处理;集成电路器件或其特殊部件的制造 |