会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • DIGITAL SENSING CIRCUIT FOR A SECONDARY CLOCK SIGNAL TO BE MONITORED FOR CLOCK FAILURE WITH THE AID OF A PRIMARY CLOCK SIGNAL
    • 对于使用主时钟SIGNALS ON时钟故障TO DIGITAL采样关于WACHENES第二个时钟信号
    • WO2013185960A2
    • 2013-12-19
    • PCT/EP2013058168
    • 2013-04-19
    • AREVA GMBH
    • AUER GUENTHERHEINEMANN BERND
    • H03K21/40
    • H03K21/08G06F1/04H03K3/0375H03K5/135H03K21/40
    • The invention relates to a digital sensing circuit (100) for a secondary clock signal (204) to be monitored for clock failure with the aid of a primary clock signal (202), comprising a flip-flop (102) which has a clock input (108), a data input (106), a Q output (110) and a reset input (112), and further comprising an n-bit counter (104) which has a clock input (114), a reset input (128) and a counter reading output (116). The digital sensing circuit according to the invention should avoid meta-stable states being reached and also detect multiple state changes of the secondary clock signal (204) within a cycle time and thus be suitable for operating safety-relevant assemblies, which can also be used in nuclear power plants. For this purpose, the flip-flop (102) and the n-bit counter (104) are wired electrically to each other, wherein n >= 2, the primary clock signal (202) is present on the clock input (114) of the n-bit counter (104), the secondary clock signal (204) is present on the clock input (108) of the flip-flop (102), a constant signal is present on the data input (106) of the flip-flop (102), the Q output (110) of the flip-flop (102) is connected to the reset input (128) of the n-bit counter (104), and the counter reading output (116) of the n-bit counter (104) is connected to the reset input (112) of the flip-flop (102) via an interposed logic gate (122).
    • 一个时钟输入端(108), - - 数据输入(A数字采样电路(100),用于一个由一个主时钟信号(202),以时钟故障的手段,具有被监控用触发器(102)第二个时钟信号(204) 106), - 一个Q输出(110),以及 - 一个复位输入(112),并具有n位计数器(104),其特征在于, - 一个时钟输入端(114), - 一个复位输入( 128),以及 - 具有在一方面一个计数输出(116),对于安全装置,其在核电厂也使用的操作实现亚稳状态,并且避免在第二个时钟信号(204)的另一只手的多个状态改变到一个周期的时间内识别和由此 可能是合适的。 为此,触发器(102)和n位计数器(104)电连接到彼此,其中n> = 2,所述主时钟信号(202)(时钟的n比特计数器104的输入端(114) )抵靠第二个时钟信号的触发器(在触发器的时钟输入端(108)204)(102)被施加,在所述触发器(102)的数据输入(106)的恒定信号被施加,(Q输出(110) 102)经由插入逻辑门(122)连接到n位计数器(104)的复位输入端(128),和n位计数器(104的计数值输出(116))到 复位触发器(102)的输入端(112)连接。
    • 8. 发明申请
    • CIRCUIT FOR ADDING, STORING AND REPRODUCTION OF ELECTRICAL COUNTING PULSES
    • 电子计数脉冲的添加,存储和复制电路
    • WO1987001884A1
    • 1987-03-26
    • PCT/DE1986000245
    • 1986-06-13
    • ROBERT BOSCH GMBHBAUER, Harald
    • ROBERT BOSCH GMBH
    • H03K21/40
    • H03K21/403G01C22/02H03K21/40
    • A circuit for the addition, storage and reproduction of electrical counting pulses, serving preferably as an electronic kilometer counter of a motor vehicle with a travel distance indicator (10). The circuit comprises an overwritable, non-volatile memory (16), which is broken down into a number of memory location registers, into which the counting pulses are entered in a unit-distance code. A control circuit (13) is provided to ensure that in the event of erroneous information in any memory cell the error of the indicated memory content has a maximum value of +/- 1. This is achieved by the fact that the control circuit (13), beginning with the first register (14) writes each new counting pulse in the subsequent register (13, 12, ...) and after the last register (0) has been reached, it increases, with the next counting pulses, the content of the first and thereafter the next register as the case may be. Such a circuit can be used as a kilometer counter, operating time counter, quantity or unit counter and similar.
    • 用于添加,存储和再现计数脉冲的电路,优选地作为具有行驶距离指示器(10)的机动车辆的电子千米计数器。 电路包括可重写的非易失性存储器(16),其被分解成多个存储器位置寄存器,其中以单位距离代码输入计数脉冲。 提供控制电路(13)以确保在任何存储器单元中的错误信息的情况下,指示的存储器内容的误差具有+/- 1的最大值。这通过以下事实来实现:控制电路(13 ),从第一个寄存器(14)开始,将后续寄存器(13,12,...)中的每个新的计数脉冲写入到最后一个寄存器(0)之后,随着下一个计数脉冲, 第一个和之后的下一个寄存器的内容视情况而定。 这样的电路可以用作公里计数器,操作时间计数器,数量或单位计数器等。