专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20130295843A1 OPEN-LOOP FREQUENCY LOCK METHODS FOR FAST BOOT-UP TIME 有权
标题翻译：用于快速启动时间的开环频率锁定方法
公开(公告)号：US20130295843A1
公开(公告)日：2013-11-07
申请号：US13461117
申请日：2012-05-01
申请人： Yushi Tian , Wayne (Siwei) Tang , Handiono Santosa
发明人： Yushi Tian , Wayne (Siwei) Tang , Handiono Santosa
IPC分类号： H04B1/40 , H04B5/00
CPC分类号： H04W52/029 , H04B1/40 , H04B5/00 , H04B5/0025 , H04W52/0274 , Y02D70/142 , Y02D70/144 , Y02D70/166 , Y02D70/42
摘要： A method for a near field communication circuit includes entering a low power mode and subsequently determining to exit the low power mode. The method further includes generating an open loop clock signal and providing the open loop clock signal to circuits of the near field communication circuit during a low power mode exit duration. Subsequently a reference clock signal is received from a host and used to clock the near field communication circuit.
摘要翻译：近场通信电路的方法包括进入低功率模式，随后确定退出低功率模式。该方法还包括产生开环时钟信号，并且在低功率模式退出持续时间期间将开环时钟信号提供给近场通信电路的电路。随后，从主机接收参考时钟信号并用于对近场通信电路进行时钟。

2. 发明授权

US09160415B2 Open-loop frequency lock methods for fast boot-up time 有权
标题翻译：开环频率锁定方法可快速启动时间
公开(公告)号：US09160415B2
公开(公告)日：2015-10-13
申请号：US13461117
申请日：2012-05-01
申请人： Yushi Tian , Wayne (Siwei) Tang , Handiono Santosa
发明人： Yushi Tian , Wayne (Siwei) Tang , Handiono Santosa
IPC分类号： H04B5/00 , H04W52/02
CPC分类号： H04W52/029 , H04B1/40 , H04B5/00 , H04B5/0025 , H04W52/0274 , Y02D70/142 , Y02D70/144 , Y02D70/166 , Y02D70/42
摘要： A method for a near field communication circuit includes entering a low power mode and subsequently determining to exit the low power mode. The method further includes generating an open loop clock signal and providing the open loop clock signal to circuits of the near field communication circuit during a low power mode exit duration. Subsequently a reference clock signal is received from a host and used to clock the near field communication circuit.
摘要翻译：近场通信电路的方法包括进入低功率模式，随后确定退出低功率模式。该方法还包括产生开环时钟信号，并且在低功率模式退出持续时间期间将开环时钟信号提供给近场通信电路的电路。随后，从主机接收参考时钟信号并用于对近场通信电路进行时钟。

3. 发明授权

US08742856B2 Frequency synthesis using a ring oscillator 有权
标题翻译：使用环形振荡器进行频率合成
公开(公告)号：US08742856B2
公开(公告)日：2014-06-03
申请号：US13436564
申请日：2012-03-30
申请人： Manolis Frantzeskakis , Georgios Srikas , Henrik Jensen , Yushi Tian , Jianfeng Shi
发明人： Manolis Frantzeskakis , Georgios Srikas , Henrik Jensen , Yushi Tian , Jianfeng Shi
IPC分类号： H03K3/03
CPC分类号： H03L7/099 , H03K3/0315
摘要： The present disclosure is directed to a method and apparatus for providing an output oscillating signal at a desired frequency. In at least one example, the apparatus includes a weak inversion structure configured to set a small reference current. A current mirror configured to provide a replica current based on the small reference current and a tuning word. A ring oscillator is configured to be powered by a supply at a voltage determined based on the replica current. The tuning word is adjustable to change the voltage such that the ring oscillator provides the output oscillating signal at the desired frequency.
摘要翻译：本公开涉及一种用于以期望的频率提供输出振荡信号的方法和装置。在至少一个示例中，该装置包括被配置为设置小参考电流的弱反转结构。配置为基于小参考电流提供复制电流的电流镜和调谐字。环形振荡器被配置为由基于复制电流确定的电压的电源供电。调谐字可调，以改变电压，使得环形振荡器以期望的频率提供输出振荡信号。

4. 发明授权

US07800632B2 Triangle rendering using direct evaluation 有权
公开(公告)号：US07800632B2
公开(公告)日：2010-09-21
申请号：US11472965
申请日：2006-06-21
申请人： Yingyong Qi , Yushi Tian , Ning Bi
发明人： Yingyong Qi , Yushi Tian , Ning Bi
IPC分类号： G06T11/40 , G09G5/00
CPC分类号： G06T11/40 , G06T15/005 , G06T2210/12
摘要： This disclosure describes an apparatus, such as a wireless communication device, that applies a direct evaluation technique to render triangles for the 3D graphical environment. The apparatus includes a rendering engine that defines a rectangular area of pixels, referred to as a bounding box, that bounds the area to be rendered. The rendering engine evaluates coordinates associated with the pixels of the rectangular area to selectively render those pixels that fall within the triangular area. The direct evaluation triangle rendering algorithm may require fewer complex operations than the more computationally intensive interpolation process employed by other systems. As a result, the apparatus may present a 3D graphical environment while preserving as much as possible the available power.

5. 发明申请

US20060250410A1 Triangle rendering using direct evaluation 有权
标题翻译：三角渲染使用直接评估
公开(公告)号：US20060250410A1
公开(公告)日：2006-11-09
申请号：US11472965
申请日：2006-06-21
申请人： Yingyong Qi , Yushi Tian , Ning Bi
发明人： Yingyong Qi , Yushi Tian , Ning Bi
IPC分类号： G09G5/00
CPC分类号： G06T11/40 , G06T15/005 , G06T2210/12
摘要： This disclosure describes an apparatus, such as a wireless communication device, that applies a direct evaluation technique to render triangles for the 3D graphical environment. The apparatus includes a rendering engine that defines a rectangular area of pixels, referred to as a bounding box, that bounds the area to be rendered. The rendering engine evaluates coordinates associated with the pixels of the rectangular area to selectively render those pixels that fall within the triangular area. The direct evaluation triangle rendering algorithm may require fewer complex operations than the more computationally intensive interpolation process employed by other systems. As a result, the apparatus may present a 3D graphical environment while preserving as much as possible the available power.
摘要翻译：本公开描述了一种诸如无线通信设备的装置，其应用直接评估技术来渲染3D图形环境的三角形。该装置包括描绘引擎，该引擎定义了限定要渲染的区域的被称为边界框的像素的矩形区域。渲染引擎评估与矩形区域的像素相关联的坐标，以选择性地渲染落在三角形区域内的像素。直接评估三角形渲染算法可能需要比其他系统使用的计算密集型插值过程更少的复杂操作。结果，该装置可以呈现3D图形环境，同时尽可能多地保留可用功率。

6. 发明授权

US07800631B2 Triangle rendering using direct evaluation 有权
标题翻译：三角渲染使用直接评估
公开(公告)号：US07800631B2
公开(公告)日：2010-09-21
申请号：US10617455
申请日：2003-07-10
申请人： Yingyong Qi , Yushi Tian , Ning Bi
发明人： Yingyong Qi , Yushi Tian , Ning Bi
IPC分类号： G06T11/40 , G09G5/00
CPC分类号： G06T11/40 , G06T15/005 , G06T2210/12
摘要： This disclosure describes an apparatus, such as a wireless communication device, that applies a direct evaluation technique to render triangles for the 3D graphical environment. The apparatus includes a rendering engine that defines a rectangular area of pixels, referred to as a bounding box, that bounds the area to be rendered. The rendering engine evaluates coordinates associated with the pixels of the rectangular area to selectively render those pixels that fall within the triangular area. The direct evaluation triangle rendering algorithm may require fewer complex operations than the more computationally intensive interpolation process employed by other systems. As a result, the apparatus may present a 3D graphical environment while preserving as much as possible the available power.
摘要翻译：本公开描述了一种诸如无线通信设备的装置，其应用直接评估技术来渲染3D图形环境的三角形。该装置包括描绘引擎，该引擎定义了限定要渲染的区域的被称为边界框的像素的矩形区域。渲染引擎评估与矩形区域的像素相关联的坐标，以选择性地渲染落在三角形区域内的像素。直接评估三角形渲染算法可能需要比其他系统使用的计算密集型插值过程更少的复杂操作。结果，该装置可以呈现3D图形环境，同时尽可能多地保留可用功率。

7. 发明授权

US07236177B2 Processing digital video data 有权
标题翻译：处理数字视频数据
公开(公告)号：US07236177B2
公开(公告)日：2007-06-26
申请号：US10006044
申请日：2001-12-04
申请人： Gilbert C. Sih , Yushi Tian
发明人： Gilbert C. Sih , Yushi Tian
IPC分类号： G06F12/06 , G06F13/00
CPC分类号： H04N19/423 , H04N19/43 , H04N19/503 , H04N19/61
摘要： In general, the invention is directed toward a device for processing digital video data, such as an encoder, a decoder or an encoder/decoder (CODEC). The device makes use of an innovative architecture in which functionality is partitioned between an embedded processor, a digital signal processor and dedicated hardware to achieve increased performance. In addition, the device includes a programmable video direct memory access (VDMA) controller to retrieve video data from memory in response to a command specifying a multidimensional block of video data.
摘要翻译：通常，本发明涉及用于处理数字视频数据的装置，诸如编码器，解码器或编码器/解码器（CODEC）。该设备利用了一种创新的架构，其中功能在嵌入式处理器，数字信号处理器和专用硬件之间进行分区，以实现更高的性能。此外，该设备包括可编程视频直接存储器访问（VDMA）控制器，以响应于指定视频数据的多维块的命令来从存储器检索视频数据。

8. 发明申请

US20130113573A1 Frequency Synthesis Using a Ring Oscillator 有权
标题翻译：使用环形振荡器进行频率合成
公开(公告)号：US20130113573A1
公开(公告)日：2013-05-09
申请号：US13436564
申请日：2012-03-30
申请人： Manolis FRANTZESKAKIS , Georgios Sfikas , Henrik Jensen , Yushi Tian , Jianfeng Shi
发明人： Manolis FRANTZESKAKIS , Georgios Sfikas , Henrik Jensen , Yushi Tian , Jianfeng Shi
IPC分类号： H03L7/00 , H03K3/03
CPC分类号： H03L7/099 , H03K3/0315
摘要： The present disclosure is directed to a method and apparatus for providing an output oscillating signal at a desired frequency. In at least one example, the apparatus includes a weak inversion structure configured to set a small reference current. A current mirror configured to provide a replica current based on the small reference current and a tuning word. A ring oscillator is configured to be powered by a supply at a voltage determined based on the replica current. The tuning word is adjustable to change the voltage such that the ring oscillator provides the output oscillating signal at the desired frequency.
摘要翻译：本公开涉及一种用于以期望的频率提供输出振荡信号的方法和装置。在至少一个示例中，该装置包括被配置为设置小参考电流的弱反转结构。配置为基于小参考电流提供复制电流的电流镜和调谐字。环形振荡器被配置为由基于复制电流确定的电压的电源供电。调谐字可调，以改变电压，使得环形振荡器以期望的频率提供输出振荡信号。

9. 发明申请

US20050195198A1 Graphics pipeline and method having early depth detection 审中-公开
标题翻译：具有早期深度检测的图形流水线和方法
公开(公告)号：US20050195198A1
公开(公告)日：2005-09-08
申请号：US10949012
申请日：2004-09-23
申请人： Michael Anderson , Ann Irvine , Nidish Kamath , Chun Yu , Dan Chuang , Yushi Tian , Yingyong Qi
发明人： Michael Anderson , Ann Irvine , Nidish Kamath , Chun Yu , Dan Chuang , Yushi Tian , Yingyong Qi
IPC分类号： G06T15/00 , G06T15/40 , G06T1/20
CPC分类号： G06T15/40 , G06T15/005
摘要： A graphics pipeline includes a plurality of sequentially arranged processing stages which render display pixel data from input primitive object data. The processing stages include at least a texturing stage and a depth test stage, and the depth test stage may be located earlier in the graphics pipeline than the texturing stage.
摘要翻译：图形流水线包括多个顺序排列的处理阶段，其从输入的原始对象数据中呈现显示像素数据。处理阶段至少包括纹理化阶段和深度测试阶段，并且深度测试阶段可以在图形管线的前面位于纹理化阶段。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式