会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • FinFETs with multiple Fin heights
    • FinFET具有多个鳍高度
    • US08373238B2
    • 2013-02-12
    • US12843595
    • 2010-07-26
    • Tsung-Lin LeeChih Chieh YehChang-Yun ChangFeng Yuan
    • Tsung-Lin LeeChih Chieh YehChang-Yun ChangFeng Yuan
    • H01L27/088
    • H01L29/66666H01L21/76H01L21/823431H01L27/0886H01L29/66795H01L29/785
    • An integrated circuit structure includes a semiconductor substrate, and a FinFET over the semiconductor substrate. The FinFET includes a semiconductor fin; a gate dielectric on a top surface and sidewalls of the semiconductor fin; a gate electrode on the gate dielectric; and a source/drain region at an end of the semiconductor fin. A first pair of shallow trench isolation (STI) regions includes portions directly underlying portions of the source/drain regions, wherein the first pair of STI regions is separated by, and adjoining a semiconductor strip. The first pair of STI regions further has first top surfaces. A second pair of STI regions comprises portions directly underlying the gate electrode, wherein the second pair of STI regions is separated from each other by, and adjoining, the semiconductor strip. The second pair of STI regions has second top surfaces higher than the first top surfaces.
    • 集成电路结构包括半导体衬底和半导体衬底上的FinFET。 FinFET包括半导体鳍片; 顶表面上的栅极电介质和半导体鳍片的侧壁; 栅电极上的栅电极; 以及在半导体鳍片的端部处的源极/漏极区域。 第一对浅沟槽隔离(STI)区域包括直接在源极/漏极区域的下方部分的部分,其中第一对STI区域被分隔开并邻接半导体条带。 第一对STI区域还具有第一顶面。 第二对STI区域包括直接位于栅极电极下方的部分,其中第二对STI区域彼此分离并邻接半导体条带。 第二对STI区域具有高于第一顶表面的第二顶表面。
    • 4. 发明授权
    • Fin structure of fin field effect transistor
    • 翅片场效应晶体管的鳍结构
    • US09484462B2
    • 2016-11-01
    • US12766233
    • 2010-04-23
    • Feng YuanHung-Ming ChenTsung-Lin LeeChang-Yun ChangClement Hsingjen Wann
    • Feng YuanHung-Ming ChenTsung-Lin LeeChang-Yun ChangClement Hsingjen Wann
    • H01L29/06H01L29/78H01L29/66
    • H01L29/66795H01L21/308H01L29/7851H01L29/7853
    • An exemplary structure for the fin field effect transistor comprises a substrate comprising a major surface; a plurality of fin structures protruding from the major surface of the substrate, wherein each fin structure comprises an upper portion and a lower portion separated at a transition location at where the sidewall of the fin structure is at an angle of 85 degrees to the major surface of the substrate, wherein the upper portion has sidewalls that are substantially perpendicular to the major surface of the substrate and a top surface having a first width, wherein the lower portion has tapered sidewalls on opposite sides of the upper portion and a base having a second width larger than the first width; and a plurality of isolation structures between the fin structures, wherein each isolation structure extends from the major surface of the substrate to a point above the transition location.
    • 鳍状场效应晶体管的示例性结构包括:包括主表面的衬底; 多个翅片结构,从所述基底的主表面突出,其中每个翅片结构包括在翅片结构的侧壁与主表面成85度角的过渡位置处分离的上部和下部 ,其中所述上部具有基本上垂直于所述基底的主表面的侧壁和具有第一宽度的顶表面,其中所述下部具有在所述上部的相对侧上的锥形侧壁和具有第二宽度的基部 宽度大于第一宽度; 以及在翅片结构之间的多个隔离结构,其中每个隔离结构从基板的主表面延伸到过渡位置上方的点。
    • 5. 发明申请
    • FinFETs with Multiple Fin Heights
    • 具有多个翅片高度的FinFET
    • US20110133292A1
    • 2011-06-09
    • US12843595
    • 2010-07-26
    • Tsung-Lin LeeChih Chieh YehChang-Yun ChangFeng Yuan
    • Tsung-Lin LeeChih Chieh YehChang-Yun ChangFeng Yuan
    • H01L29/78
    • H01L29/66666H01L21/76H01L21/823431H01L27/0886H01L29/66795H01L29/785
    • An integrated circuit structure includes a semiconductor substrate, and a FinFET over the semiconductor substrate. The FinFET includes a semiconductor fin; a gate dielectric on a top surface and sidewalls of the semiconductor fin; a gate electrode on the gate dielectric; and a source/drain region at an end of the semiconductor fin. A first pair of shallow trench isolation (STI) regions includes portions directly underlying portions of the source/drain regions, wherein the first pair of STI regions is separated by, and adjoining a semiconductor strip. The first pair of STI regions further has first top surfaces. A second pair of STI regions comprises portions directly underlying the gate electrode, wherein the second pair of STI regions is separated from each other by, and adjoining, the semiconductor strip. The second pair of STI regions has second top surfaces higher than the first top surfaces.
    • 集成电路结构包括半导体衬底和半导体衬底上的FinFET。 FinFET包括半导体鳍片; 顶表面上的栅极电介质和半导体鳍片的侧壁; 栅电极上的栅电极; 以及在半导体鳍片的端部处的源极/漏极区域。 第一对浅沟槽隔离(STI)区域包括直接在源极/漏极区域的下方部分的部分,其中第一对STI区域被分隔开并邻接半导体条带。 第一对STI区域还具有第一顶面。 第二对STI区域包括直接位于栅极电极下方的部分,其中第二对STI区域彼此分离并邻接半导体条带。 第二对STI区域具有高于第一顶表面的第二顶表面。