专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07609272B1 Partial texture loads 有权
标题翻译：局部纹理负载
公开(公告)号：US07609272B1
公开(公告)日：2009-10-27
申请号：US11010972
申请日：2004-12-13
申请人： Emmett M. Kilgariff , Rui M. Bastos
发明人： Emmett M. Kilgariff , Rui M. Bastos
IPC分类号： G06T1/00 , G06T11/40 , G09G5/00
CPC分类号： G06T15/005 , G06T15/04 , G06T15/80 , G09G5/363 , G09G2360/06 , G09G2360/18
摘要： Circuits, methods, and apparatus that provide for partial texture load instructions. Instead of one instruction that may take several shader passes to complete, several instructions are issued, where each instruction is an instruction to retrieve a part or portion of a texture. While each instruction is performed, the other shader circuits can perform other instructions, thus increasing the utilization of the shader circuits when large textures are read from memory. Since several shader passes may be required to read a texture, if a particular instruction needs the texture, one exemplary embodiment reorders instructions such that other instructions are performed before the particular instruction that needs the texture.
摘要翻译：提供部分纹理加载指令的电路，方法和设备。代替一个可能需要几个着色器遍的指令，就会发出几条指令，其中每条指令都是一条用于检索纹理的一部分或部分的指令。当执行每条指令时，其他着色器电路可以执行其他指令，从而在从存储器读取大纹理时增加着色器电路的利用率。由于读取纹理可能需要几个着色器遍，如果特定指令需要纹理，则一个示例性实施例重新排列指令，使得在需要纹理的特定指令之前执行其他指令。

2. 发明授权

US07576751B2 Pixel center position displacement 有权
标题翻译：像素中心位置位移
公开(公告)号：US07576751B2
公开(公告)日：2009-08-18
申请号：US11532069
申请日：2006-09-14
申请人： Rui M. Bastos , Michael J. M. Toksvig , Karim M. Abdalla
发明人： Rui M. Bastos , Michael J. M. Toksvig , Karim M. Abdalla
IPC分类号： G09G5/00 , G06T11/20 , G06T15/00 , G06K9/36 , G06K9/40
CPC分类号： G06T3/40
摘要： A pixel center position that is not covered by a primitive covering a portion of the pixel is displaced to lie within a fragment formed by the intersection of the primitive and the pixel. X,y coordinates of a pixel center are adjusted to displace the pixel center position to lie within the fragment, affecting actual texture map coordinates or barycentric weights. Alternatively, a centroid sub-pixel sample position is determined based on coverage data for the pixel and a multisample mode. The centroid sub-pixel sample position is used to compute pixel or sub-pixel parameters for the fragment.
摘要翻译：未被覆盖像素的一部分的原图覆盖的像素中心位置被移位以位于由图元和像素的交点形成的片段内。调整像素中心的X，Y坐标以使像素中心位置位于片段内，影响实际纹理图坐标或重心权重。或者，基于像素的覆盖数据和多采样模式来确定质心子像素采样位置。质心子像素采样位置用于计算片段的像素或子像素参数。

3. 发明授权

US07542042B1 Subpicture overlay using fragment shader 有权
标题翻译： Subpicture overlay使用片段着色器
公开(公告)号：US07542042B1
公开(公告)日：2009-06-02
申请号：US10985575
申请日：2004-11-10
申请人： Roger L. Allen , Rui M. Bastos , Karim M. Abdalla , Justin S. Legakis
发明人： Roger L. Allen , Rui M. Bastos , Karim M. Abdalla , Justin S. Legakis
IPC分类号： G06T1/20 , G06F15/80 , G09G5/377 , G09G5/397 , G09G5/00
CPC分类号： G06T1/20 , G06F9/5044 , G06T15/005 , G09G5/14 , G09G2360/121 , G09G2360/18
摘要： A new method of operating a fragment shader to produce complex video content comprised of a video image or images, such as from a DVD player, that overlays a fragment shader-processed background. Pixels are fragment shader-processed during one loop or set of loops through a texture processing stations to produce a fragment shader-processed background. Then, at least some of those pixels are merged with the video or images to produce complex video content. The resulting complex image is then made available for further processing.
摘要翻译：操作片段着色器以产生由视频图像或诸如DVD播放器的图像组成的复杂视频内容的新方法，其叠加片段着色器处理的背景。像素是通过纹理处理站的一个循环或一组循环中的片段着色器处理，以产生片段着色器处理的背景。然后，这些像素中的至少一些与视频或图像合并以产生复杂的视频内容。然后使得到的复杂图像可用于进一步处理。

4. 发明授权

US07324112B1 System and method for processing divergent samples in a programmable graphics processing unit 有权
标题翻译：用于在可编程图形处理单元中处理发散样本的系统和方法
公开(公告)号：US07324112B1
公开(公告)日：2008-01-29
申请号：US10823282
申请日：2004-04-12
申请人： John Erik Lindholm , Harold Robert Feldman Zatz , Christian Rouet , Rui M. Bastos
发明人： John Erik Lindholm , Harold Robert Feldman Zatz , Christian Rouet , Rui M. Bastos
IPC分类号： G06T1/00 , G06T1/20 , G06F15/16
CPC分类号： G06T1/20 , G06F9/3887
摘要： A method for processing divergent samples in a programmable graphics processing unit is described. In one embodiment, the method includes the step of incrementing a subroutine depth of a first sample to designate that first call instructions are to be executed on the first sample. The method also includes the steps of pushing state data of a second sample upon which the first call instructions are not to be executed onto a global stack and executing the first call instructions on the first sample.
摘要翻译：描述了在可编程图形处理单元中处理发散样本的方法。在一个实施例中，该方法包括递增第一样本的子程序深度以指定将在第一样本上执行第一呼叫指令的步骤。该方法还包括以下步骤：将第一呼叫指令不被执行的第二采样的状态数据推送到全局堆栈上，并在第一采样上执行第一呼叫指令。

5. 发明授权

US07324106B1 Translation of register-combiner state into shader microcode 有权
标题翻译：寄存器组合器状态转换为着色器微码
公开(公告)号：US07324106B1
公开(公告)日：2008-01-29
申请号：US10899603
申请日：2004-07-27
申请人： Brian Cabral , Amy J. Midgal , Rui M. Bastos , Karim M. Adballa
发明人： Brian Cabral , Amy J. Midgal , Rui M. Bastos , Karim M. Adballa
IPC分类号： G06T15/50 , G06T15/60 , G06F12/02 , G06F9/44 , G06F9/46
CPC分类号： G06T15/50 , G06F8/441 , G06T15/005 , G06T2210/32
摘要： An apparatus and method for translating fixed function state into a shader program. Fixed function state is received and stored and when a new shader program is detected the fixed function state is translated into shader program instructions. Registers specified by the program instructions are allocated for processing in the shader program. The registers may be remapped for more efficient use of the register storage space.
摘要翻译：一种用于将固定功能状态转换为着色器程序的装置和方法。固定功能状态被接收和存储，当检测到新的着色器程序时，固定功能状态被转换成着色器程序指令。由程序指令指定的寄存器被分配给着色器程序中的处理。寄存器可以被重新映射以更有效地使用寄存器存储空间。

6. 发明授权

US07053904B1 Position conflict detection and avoidance in a programmable graphics processor 有权
标题翻译：可编程图形处理器中的位置冲突检测和避免
公开(公告)号：US07053904B1
公开(公告)日：2006-05-30
申请号：US10736006
申请日：2003-12-15
申请人： David B. Kirk , Matthew N. Papakipos , Rui M. Bastos , John Erik Lindholm , Steven E. Molnar , John S. Montrym , Walter E. Donovan
发明人： David B. Kirk , Matthew N. Papakipos , Rui M. Bastos , John Erik Lindholm , Steven E. Molnar , John S. Montrym , Walter E. Donovan
IPC分类号： G09G5/39 , G09G5/36 , G06T1/60
CPC分类号： G06T1/20
摘要： Apparatuses and methods for detecting position conflicts during fragment processing are described. Prior to executing a program on a fragment, a conflict detection unit, within a fragment processor checks if there is a position conflict indicating a RAW (read after write) hazard may exist. A RAW hazard exists when there is a pending write to a destination location that source data will be read from during execution of the program. When the fragment enters a processing pipeline, each destination location that may be written during the processing of the fragment is entered in conflict detection unit. During processing, the conflict detection unit is updated when a pending write to a destination location is completed.
摘要翻译：描述了在片段处理期间检测位置冲突的装置和方法。在对片段执行程序之前，片段处理器内的冲突检测单元检查是否存在指示RAW（读写后）危险的位置冲突。当在程序执行期间存在待读写入到源位置的源数据时，会存在RAW危害。当片段进入处理流水线时，可以在片段处理期间写入的每个目的地位置被输入到冲突检测单元中。在处理期间，当完成对目的地位置的待决写入时，冲突检测单元被更新。

7. 发明授权

US06985151B1 Shader pixel storage in a graphics memory 有权
标题翻译：图形存储器中的着色器像素存储
公开(公告)号：US06985151B1
公开(公告)日：2006-01-10
申请号：US10752783
申请日：2004-01-06
申请人： Rui M. Bastos , Walter E. Donovan
发明人： Rui M. Bastos , Walter E. Donovan
IPC分类号： G06F15/76
CPC分类号： G06T1/60
摘要： Circuits, apparatus, and methods that enable a shader to read and write data from and to a memory location during a single pass through a graphics pipeline. Some embodiments of the present invention provide an increase in the number of buffers available to a shader. These buffers may be read/write (input/output) or read only (input) buffers. Another provides pixel store and pixel load commands that may be used as instructions in a shader program or program portion, and may appear at positions other than the end of the shader program or program portion. Other embodiments provide a data path between a shader and a graphics memory, typically through a frame buffer interface. This data path simplifies the timing of the above store (write) and load (read) commands. Various embodiments may incorporate one or more of these features.
摘要翻译：电路，设备和方法，使得着色器能够在单次通过图形管线期间从存储器位置读取和写入数据。本发明的一些实施例提供了可用于着色器的缓冲器数量的增加。这些缓冲器可以是读/写（输入/输出）或只读（输入）缓冲器。另一个提供可以用作着色器程序或程序部分中的指令的像素存储和像素负载命令，并且可以出现在除着色器程序或程序部分的结尾之外的位置。其他实施例通常通过帧缓冲器接口提供着色器和图形存储器之间的数据路径。该数据通道简化了上述存储（写入）和加载（读取）命令的定时。各种实施例可以并入这些特征中的一个或多个。

8. 发明授权

US09665920B1 Simultaneous execution of compute and graphics applications 有权
公开(公告)号：US09665920B1
公开(公告)日：2017-05-30
申请号：US12641232
申请日：2009-12-17
申请人： Chad D. Walker , Rui M. Bastos , Narayan Kulshrestha
发明人： Chad D. Walker , Rui M. Bastos , Narayan Kulshrestha
IPC分类号： G06T1/20 , G06T1/60 , G06F9/54 , G06T15/00
CPC分类号： G06T1/20 , G06F9/38 , G06F9/4881 , G06F9/544 , G06F2209/484 , G06F2209/485 , G06T1/60 , G06T15/005
摘要： One embodiment of the present invention sets forth a technique for distributing graphics commands and atomic commands to a color processing unit (CROP) in an efficient manner. The interleaving mechanism determines, at each clock cycle, which graphics command(s) or atomic command(s) is transmitted to the CROP based on different factors. First, the interleaving mechanism ensures that atomic commands or graphics commands associated with a multi-transaction command stream are processed together. Second, the interleaving mechanism selects consecutive graphics commands for transmission to the CROP that optimize the use of different memory caches. Third, the interleaving mechanism prioritizes atomic commands over graphics commands. At each clock cycle, the graphics command(s) or the atomic command(s) selected by the interleaving mechanism are transmitted to the CROP for processing.

9. 发明授权

US09208605B1 Temporal antialiasing in a multisampling graphics pipeline 有权
标题翻译：多采样图形管道中的时间抗锯齿
公开(公告)号：US09208605B1
公开(公告)日：2015-12-08
申请号：US12237605
申请日：2008-09-25
申请人： Cass W. Everitt , Rui M. Bastos
发明人： Cass W. Everitt , Rui M. Bastos
IPC分类号： G06T15/50 , G09G5/00 , G06T11/20
CPC分类号： G06T15/503 , G06T11/203 , G06T15/50
摘要： Multisampling techniques provide temporal as well as spatial antialiasing. Coverage for a primitive is determined at multiple sample locations for a pixel. In one embodiment, coverage is determined using boundary equations representing a boundary surface of the primitive in a three-dimensional space-time. A shading value for the primitive is computed for the pixel and stored for each coverage sample location of the pixel that is covered by the primitive. The sample locations are distributed in both space and time, and multiple sample locations share a single shading computation. The multisampling techniques are extendable to other dimensions that correspond to other image attributes.
摘要翻译：多采样技术提供时间和空间抗锯齿。在像素的多个采样位置确定原始图像的覆盖。在一个实施例中，使用表示三维时空中的原语的边界表面的边界方程来确定覆盖。为像素计算基元的阴影值，并为由原始图元覆盖的像素的每个覆盖样本位置存储。样本位置分布在空间和时间上，多个样本位置共享一个阴影计算。多采样技术可扩展到对应于其他图像属性的其他维度。

10. 发明授权

US07624255B1 Scheduling program instruction execution by using fence instructions 有权
标题翻译：使用栅栏指令调度程序指令执行
公开(公告)号：US07624255B1
公开(公告)日：2009-11-24
申请号：US11076201
申请日：2005-03-09
申请人： Christian Rouet , Rui M. Bastos , Emmett M. Kilgariff
发明人： Christian Rouet , Rui M. Bastos , Emmett M. Kilgariff
IPC分类号： G06F9/30
CPC分类号： G06F9/30087 , G06F8/445 , G06F9/3836 , G06F9/3867 , G06F9/3885 , G06T15/005
摘要： A system and method controls the scheduling of program instructions included in a shader program for execution by a processing pipeline. One or more fence instructions may be inserted into the shader program. Each fence instruction specifies a constraint that is applied to control the scheduling of another program instruction in the shader program. Controlling the scheduling of program instructions for execution by the processing pipeline may result in a more efficient use of computing resources and improved performance.
摘要翻译：系统和方法控制包括在着色器程序中的程序指令的调度以供处理管线执行。可以将一个或多个栅栏指令插入到着色器程序中。每个栅栏指令都指定一个约束条件，用于控制着色器程序中另一个程序指令的调度。控制由处理流水线执行的程序指令的调度可以导致计算资源的更有效的使用和改进的性能。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式