专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09558782B2 Partial reverse concatenation for data storage devices using composite codes 有权
标题翻译：使用复合代码的数据存储设备的部分反向级联
公开(公告)号：US09558782B2
公开(公告)日：2017-01-31
申请号：US13483015
申请日：2012-05-29
申请人： Roy D. Cideciyan , Robert A. Hutchins , Thomas Mittelholzer , Sedat Oelcer
发明人： Roy D. Cideciyan , Robert A. Hutchins , Thomas Mittelholzer , Sedat Oelcer
IPC分类号： H03M13/00 , G11B20/14 , G11B20/18 , H03M13/29 , H03M13/11 , H03M13/15
CPC分类号： H03M13/2906 , G06F3/0619 , G06F3/064 , G06F3/0674 , G06F3/0677 , G06F3/0682 , G06F11/1076 , G11B20/1426 , G11B20/18 , G11B20/1833 , G11B2020/1836 , G11B2020/1853 , G11B2220/2516 , G11B2220/2537 , G11B2220/956 , H03M13/1102 , H03M13/1515 , H03M13/2909 , H03M13/6325 , H03M13/6343
摘要： In one embodiment, a data storage system includes a write channel for writing data to a storage medium, the write channel configured to utilize a partial reverse concatenated modulation code. The write channel includes logic adapted for encoding data sets using a C2 encoding scheme, logic adapted for adding a header to each subunit of the data sets, logic adapted for encoding the headers of the data sets with a first modulation encoding scheme, logic adapted for encoding data portions of the data sets with a second modulation encoding scheme, logic adapted for encoding portions of the one or more C2-encoded data sets using a C1 encoding scheme, logic adapted for combining the C1-encoded portions with the modulation-encoded headers of the C2-encoded data sets using a multiplexer, and logic adapted for writing the one or more combined C1 - and C2-encoded data sets to data tracks.
摘要翻译：在一个实施例中，数据存储系统包括用于向存储介质写入数据的写通道，该写通道被配置为利用部分反向级联调制码。所述写通道包括适于使用C2编码方案对数据集进行编码的逻辑，适用于将数据组的每个子单元加上标题的逻辑，适用于利用第一调制编码方案对所述数据组的报头进行编码的逻辑，使用第二调制编码方案对数据集的数据部分进行编码，适用于使用C1编码方案对一个或多个C2编码数据集的部分进行编码的逻辑，适用于将C1编码部分与调制编码报头使用多路复用器的C2编码数据集，以及适于将一个或多个组合的C1和C2编码数据集写入数据轨道的逻辑。

2. 发明授权

US09178534B2 Methods for partial reverse concatenation for data storage devices using composite codes 有权
标题翻译：使用复合代码的数据存储设备的部分反向级联方法
公开(公告)号：US09178534B2
公开(公告)日：2015-11-03
申请号：US13483026
申请日：2012-05-29
申请人： Roy D. Cideciyan , Robert A. Hutchins , Thomas Mittelholzer , Sedat Oelcer
发明人： Roy D. Cideciyan , Robert A. Hutchins , Thomas Mittelholzer , Sedat Oelcer
IPC分类号： H03M13/00 , H03M13/25 , H03M13/29 , G11B20/14 , H03M13/09 , H03M13/11 , H03M13/15 , G11B20/18
CPC分类号： H03M13/2906 , G06F11/1076 , G11B20/1426 , G11B2020/1836 , G11B2020/1853 , G11B2220/956 , H03M13/09 , H03M13/1102 , H03M13/1515 , H03M13/253 , H03M13/29 , H03M13/2909 , H03M13/2945 , H03M13/2957
摘要： In one embodiment, a method includes writing data to a storage medium of a data storage system using a partial reverse concatenated modulation code by encoding data sets using a C2 encoding scheme, adding a header to each subunit of the data sets, encoding the headers of the data sets with a first modulation encoding scheme, encoding data portions of the data sets with a second modulation encoding scheme, encoding portions of the one or more C2-encoded data sets using a C1 encoding scheme, combining the C1-encoded portions with the modulation-encoded headers of the C2-encoded data sets using a multiplexer, and writing the one or more combined C1- and C2-encoded data sets to data tracks of the storage medium. Other methods for writing data to a storage medium of a data storage system using a partial reverse concatenated modulation code are presented according to more embodiments.
摘要翻译：在一个实施例中，一种方法包括使用部分反向级联调制码将数据写入数据存储系统的存储介质，通过使用C2编码方案对数据集进行编码，将头部添加到数据集的每个子单元，具有第一调制编码方案的数据集，用第二调制编码方案对数据集的数据部分进行编码，使用C1编码方案对所述一个或多个C2编码数据集的部分进行编码，将C1编码部分与使用多路复用器对C2编码数据集的调制编码报头，以及将一个或多个组合的C1和C2编码的数据集写入存储介质的数据轨道。根据更多实施例，呈现用于使用部分反向级联调制码将数据写入数据存储系统的存储介质的其它方法。

3. 发明授权

US08930798B2 Data encoding in solid state storage devices 有权
标题翻译：固态存储设备中的数据编码
公开(公告)号：US08930798B2
公开(公告)日：2015-01-06
申请号：US13582768
申请日：2011-03-23
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Thomas Mittelholzer
IPC分类号： H03M13/00 , H03M13/29 , H03M13/15 , G06F11/10
CPC分类号： H03M13/2906 , G06F11/1072 , H03M13/152 , H03M13/2942
摘要： Methods and apparatus are provided for encoding input data for recording in s-level storage of a solid state storage device, where s f 2. Input data words are encoded in groups of M input data words in accordance with first and second BCH codes to produce, for each group, a set of M first codewords of the first BCH code. The set of M first codewords is produced such that at least one predetermined linear combination of the M first codewords produces a second codeword of the second BCH code, this second BCH code being a sub-code of the first BCH code. The sets of M first codewords are then recorded in the s-level storage. If each of the first and second codewords comprises N q-ary symbols where q=pk, k is a positive integer and p is a prime number, the q-ary code alphabet can be matched to the s-ary storage by ensuring that q and s are uth and vth powers respectively of a common base r, where u and v are positive integers and k f u, whereby p(k/u)v=s.
摘要翻译：提供了用于编码用于在固态存储设备的s级存储中记录的输入数据的方法和装置，其中sf 2.根据第一和第二BCH码，输入数据字以M个输入数据字的组进行编码，对于每个组，第一BCH码的一组M个第一码字。产生M个第一码字集合，使得M个第一码字的至少一个预定线性组合产生第二BCH码的第二码字，该第二BCH码是第一BCH码的子码。然后将M组第一码字集合记录在s级存储器中。如果第一和第二码字中的每一个包括N q个符号，其中q = pk，k是正整数，p是质数，则可以通过确保q- 和s分别是公共基础r的uth和vth权力，其中u和v是正整数和kfu，由此p（k / u）v = s。

4. 发明授权

US08904261B2 Data management in solid state storage devices 有权
标题翻译：固态存储设备中的数据管理
公开(公告)号：US08904261B2
公开(公告)日：2014-12-02
申请号：US13516053
申请日：2010-12-16
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
IPC分类号： G11C29/00 , H03M13/05 , G06F11/10
CPC分类号： G06F11/108 , G06F11/1008 , G06F11/1068 , H03M13/05
摘要： A mechanism is provided for controlling a solid state storage device in which the solid state storage comprises erasable blocks each comprising a plurality of data write locations. Input data is stored in successive groups of data write locations, each group comprising write locations in a set of erasable blocks in each of a plurality of logical subdivisions of the solid state storage. The input data is error correction encoded such that each group contains an error correction code for the input data in that group. Metadata, indicating the location of input data in the solid state storage, is maintained in memory. An indication of validity of data stored in each data write location is also maintained. Prior to erasing a block, valid input data is recovered from the each said group containing write locations in that block. The recovered data is then re-stored as new input data.
摘要翻译：提供了一种用于控制固态存储装置的机构，其中固态存储器包括每个包括多个数据写入位置的可擦除块。输入数据被存储在连续的数据写入位置组中，每个组包括在固态存储器的多个逻辑分区中的每一个中的一组可擦除块中的写入位置。输入数据被纠错编码，使得每个组包含用于该组中的输入数据的纠错码。指示固态存储器中的输入数据的位置的元数据被保存在存储器中。还保持了存储在每个数据写入位置中的数据的有效性的指示。在擦除块之前，从包含该块中的写入位置的每个所述组恢复有效的输入数据。然后将恢复的数据重新存储为新的输入数据。

5. 发明授权

US08692696B2 Generating a code alphabet of symbols to generate codewords for words used with a program 有权
标题翻译：生成符号的代码字母表以生成与程序一起使用的字的码字
公开(公告)号：US08692696B2
公开(公告)日：2014-04-08
申请号：US13342899
申请日：2012-01-03
申请人： Roy D. Cideciyan , Glen A. Jaquette , Thomas Mittelholzer
发明人： Roy D. Cideciyan , Glen A. Jaquette , Thomas Mittelholzer
IPC分类号： H03M7/30
CPC分类号： H03M7/40
摘要： Provided are a computer program product, system, and method for generating a code alphabet for use by a deployed program to determine codewords for words. A first code alphabet is generated having a first number of symbols that provide variable length codings of the words. The symbols in the first code alphabet are merged into a second number of groups of the symbols in the first code alphabet, where the second number is less than the first number. A second code alphabet is generated having the second number of symbols, wherein a second average codeword length of the codewords produced using the symbols in the second code alphabet is smaller than the codeword length (b) of the words, and wherein the second code alphabet comprises the code alphabet used by the deployed program.
摘要翻译：提供了一种用于生成代码字母表的计算机程序产品，系统和方法，用于部署程序用于确定字的码字。产生具有提供字的可变长度编码的符号的第一数量的第一代码字母表。第一代码字母表中的符号被合并到第一代码字母表中的第二数量的符号组中，其中第二个数字小于第一个数字。产生具有第二数量符号的第二码字母，其中使用第二码字母表中的符号产生的码字的第二平均码字长度小于字的码字长度（b），并且其中第二码字母包括部署程序使用的代码字母表。

6. 发明授权

US08276045B2 ECC interleaving for multi-track recording on magnetic tape 有权
标题翻译：用于磁带上多轨记录的ECC交错
公开(公告)号：US08276045B2
公开(公告)日：2012-09-25
申请号：US12351738
申请日：2009-01-09
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Hisato Matsuo , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Hisato Matsuo , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
IPC分类号： G11C29/00
CPC分类号： H03M13/2909 , G11B20/1202 , G11B20/1833 , G11B20/1866 , G11B2020/1836 , G11B2020/1853 , G11B2220/93 , H03M13/15 , H03M13/1515
摘要： Conventional C2 coding and interleaving for multi-track data tape in LTO-3/4 do not support recording data onto a number of concurrent tracks which is not a power of two. Higher-rate longer C2 codes, which do not degrade error rate performance, are provided. An adjustable format and interleaving scheme accommodates future tape drives in which the number of concurrent tracks is not necessarily a power of two. A data set is segmented into a plurality of unencoded subdata sets and parity bytes are generated for each row and column. The parameters of the C2 code include N2 as the least common multiple of the number of possible tracks to which codeword objects are to be written. COs are formed from N2 C1 codewords, mapped onto a logical data track according to information within headers of the CO and modulation encoded into synchronized COs which are written to the tape.
摘要翻译： LTO-3/4中的多轨数据磁带的常规C2编码和交织不支持将数据记录到不是2的幂的多个并发磁道上。提供了更高速率的更长的C2代码，这不会降低错误率性能。可调格式和交错方案适应将来的磁带驱动器，其中并发轨道的数量不一定是二的幂。将数据集分割为多个未编码的子数据集，并为每行和列生成奇偶校验字节。 C2码的参数包括N2作为要写入码字对象的可能轨道数的最小公倍数。 CO由N 2 C1码字形成，根据被写入到磁带的编码到同步的CO中的CO和报头中的信息映射到逻辑数据轨道。

7. 发明申请

US20110252290A1 INTEGRATED DATA AND HEADER PROTECTION FOR TAPE DRIVES 有权
标题翻译：集成数据和磁带保护用于磁带驱动
公开(公告)号：US20110252290A1
公开(公告)日：2011-10-13
申请号：US12757882
申请日：2010-04-09
申请人： Roy D. Cideciyan , Hisato Matsuo , Thomas Mittelholzer , Kenji Ohtani , Paul J. Seger , Keisuke Tanaka
发明人： Roy D. Cideciyan , Hisato Matsuo , Thomas Mittelholzer , Kenji Ohtani , Paul J. Seger , Keisuke Tanaka
IPC分类号： G11C11/00 , G06F11/16
CPC分类号： G11B20/18 , G11B2020/184 , G11B2020/1853 , G11B2220/90
摘要： A method for integrating data and header protection in tape drives includes receiving an array of data organized into rows and columns. The array is extended to include one or more headers for each row of data in the array. The method provides two dimensions of error correction code (ECC) protection for the data in the array and a single dimension of ECC protection for the headers in the array. A corresponding apparatus is also disclosed herein.
摘要翻译：在磁带驱动器中集成数据和头部保护的方法包括接收一组数据组织成行和列。该数组被扩展以包括数组中每行数据的一个或多个头。该方法为阵列中的数据提供了二维纠错码（ECC）保护，并为阵列中的标头提供了ECC保护的一个维度。本文还公开了相应的装置。

8. 发明申请

US20110131472A1 SOLID-STATE STORAGE SYSTEM WITH PARALLEL ACCESS OF MULTIPLE FLASH/PCM DEVICES 有权
标题翻译：具有并行访问多个闪存/ PCM设备的固态存储系统
公开(公告)号：US20110131472A1
公开(公告)日：2011-06-02
申请号：US12627364
申请日：2009-11-30
申请人： Theodore A. Antonakopoulos , Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
发明人： Theodore A. Antonakopoulos , Roy D. Cideciyan , Evangelos S. Eleftheriou , Robert Haas , Xiao-Yu Hu , Ilias Iliadis
IPC分类号： H03M13/05 , G06F11/10 , H03M13/27
CPC分类号： G06F11/1028 , G11C29/765
摘要： Systems and methods are provided that confront the problem of failed storage integrated circuits (ICs) in a solid state drive (SSD) by using a fault-tolerant architecture along with one error correction code (ECC) mechanism for random/burst error corrections and an L-fold interleaving mechanism. The systems and methods described herein keep the SSD operational when one or more integrated circuits fail and allow the recovery of previously stored data from failed integrated circuits and allow random/burst errors to be corrected in other operational integrated circuits. These systems and methods replace the failed integrated circuits with fully functional/operational integrated circuits treated herein as spare integrated circuits. Furthermore, these systems and methods improve I/O performance in terms of maximum achievable read/write data rate.
摘要翻译：提供了通过使用容错架构以及用于随机/突发错误校正的一个纠错码（ECC）机制来解决固态驱动器（SSD）中的故障存储集成电路（IC）的问题的系统和方法，以及 L折叠交织机制。当一个或多个集成电路出现故障并且允许从故障集成电路恢复先前存储的数据并且允许在其他操作集成电路中校正随机/突发错误时，本文描述的系统和方法保持SSD的可操作性。这些系统和方法用作为备用集成电路处理的全功能/可操作集成电路来代替故障集成电路。此外，这些系统和方法在最大可实现的读/写数据速率方面提高了I / O性能。

9. 发明授权

US07876516B2 Rewrite-efficient ECC/interleaving for multi-track recording on magnetic tape 有权
标题翻译：在磁带上进行多轨录音的高效ECC /交错
公开(公告)号：US07876516B2
公开(公告)日：2011-01-25
申请号：US12351747
申请日：2009-01-09
申请人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Hisato Matsuo , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
发明人： Roy D. Cideciyan , Evangelos S. Eleftheriou , Hisato Matsuo , Thomas Mittelholzer , Paul J. Seger , Keisuke Tanaka
IPC分类号： G11B5/09 , G11B20/14
CPC分类号： G11B20/1833 , G11B20/1201 , G11B20/1866 , G11B2020/1287 , G11B2020/1289 , G11B2020/1446 , G11B2020/1836 , G11B2220/93 , H03M13/27 , H03M13/271
摘要： For writing data to multi-track tape, a received data set is received and segmented into unencoded subdata sets, each comprising an array having K2 rows and K1 columns. For each unencoded subdata set, N1-K1 C1-parity bytes are generated for each row and N2-K2 C2-parity bytes are generated for each column. The C1 and C2 parity bytes are appended to the ends of the row and column, respectively, to form encoded C1 and C2 codewords, respectively. All of the C1 codewords per data set are endowed with a specific codeword header to form a plurality of partial codeword objects (PCOs). Each PCO is mapped onto a logical data track according to information within the header. On each logical data track, adjacent PCOs are merged to form COs which are modulation encoded and mapped into synchronized COs. Then T synchronized COs are written simultaneously to the data tape where T is the number of concurrent active tracks on the data tape.
摘要翻译：为了将数据写入多轨磁带，接收到的数据集并被分割成未编码的子数据集，每个子集包括具有K2行和K1列的阵列。对于每个未编码的子数据集，为每行生成N1-K1 C1-奇偶校验字节，并为每列生成N2-K2 C2-奇偶校验字节。 C1和C2奇偶校验字节分别附加到行和列的末端，分别形成编码的C1和C2码字。每个数据集的所有C1码字都具有特定的码字头以形成多个部分码字对象（PCO）。每个PCO根据标题内的信息被映射到逻辑数据轨道上。在每个逻辑数据轨道上，相邻的PCO被合并以形成被调制编码并被映射到同步的CO中的CO。然后将T同步的CO同时写入数据磁带，其中T是数据磁带上的并发活动磁道的数量。

10. 发明申请

US20110007418A1 COMBINING INFORMATION FROM PARALLEL SERVO CHANNELS 失效
标题翻译：从并行伺服通道组合信息
公开(公告)号：US20110007418A1
公开(公告)日：2011-01-13
申请号：US12878722
申请日：2010-09-09
申请人： Nhan Bui , Giovanni Cherubini , Roy D. Cideciyan , Robert A. Hutchins , Jens Jelitto , Kazuhiro Tsuruta
发明人： Nhan Bui , Giovanni Cherubini , Roy D. Cideciyan , Robert A. Hutchins , Jens Jelitto , Kazuhiro Tsuruta
IPC分类号： G11B5/584
CPC分类号： G11B5/584
摘要： A weighted combining scheme exploits information from two servo channels operating in parallel. A timing-based servo module comprises two synchronous servo channels coupled respectively to receive two digital servo signals read from a data tape. Both channels have outputs for an unweighted parameter estimate and for a measure of the channel reliability. A weight computation module provides first and second weight signals using the measures of channel reliability from the servo channels. An offset computation module provides first and second offset terms which are summed with the unweighted parameter estimates. Multiplying nodes receive the unweighted parameter estimates and the weight signals and outputs offset weighted parameter estimates. A summing node receives the offset weighted parameter estimates and outputs a combined offset weighted parameter estimate to a servomechanism.
摘要翻译：加权组合方案利用来自并行操作的两个伺服通道的信息。基于定时的伺服模块包括分别耦合的两个同步伺服通道，以接收从数据磁带读取的两个数字伺服信号。两个通道具有未加权参数估计的输出和通道可靠性的度量。权重计算模块使用来自伺服信道的信道可靠性的测量来提供第一和第二加权信号。偏移计算模块提供与未加权参数估计相加的第一和第二偏移项。乘法节点接收未加权的参数估计和权重信号并输出偏移加权参数估计。求和节点接收偏移加权参数估计，并将组合的偏移加权参数估计输出到伺服机构。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式