会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • Parallel DSP demodulation for wideband software-defined radios
    • 用于宽带软件定义无线电的并行DSP解调
    • US20050286619A1
    • 2005-12-29
    • US10878902
    • 2004-06-28
    • Osama HaddadinBrad HansenDavid NelsonRoland Henrie
    • Osama HaddadinBrad HansenDavid NelsonRoland Henrie
    • H04B1/28H04B1/38
    • H04B1/0092H04B1/0003H04B1/28H04L7/0029H04L7/0332
    • A demodulator, suitable for use in a communication system and in a modem, has a block polyphase circuit with circuit blocks for different signal processing functions, particularly filtering, delay, and frequency conversion. The circuit blocks are arranged for parallel processing of different portions of an input sequence of signals. Signals of the input sequence to be filtered are divided among the blocks by a demultiplexer for processing at a clock frequency lower than a clock frequency of the input signal sequence. Signals outputted by groups of the circuit blocks are summed to produce an output signal of the group. Frequency and timing reference signals, as well as fractional delay interpolation, are produced also by parallel-channel circuitry. Output signals of all of the groups are multiplexed to provide an output signal sequence such that the repetition frequency of the outputted signals may be higher, lower, or equal to that of the input signal sequence. This enables use of programmable circuitry operative at clock rates lower than rates required to process directly the input signal sequence.
    • 适用于通信系统和调制解调器的解调器具有块多相电路,具有用于不同信号处理功能的电路块,特别是滤波,延迟和频率转换。 电路块被布置用于对输入信号序列的不同部分进行并行处理。 要被滤波的输入序列的信号由解复用器在块之间划分,以在低于输入信号序列的时钟频率的时钟频率处理。 将由电路块的组输出的信号相加以产生该组的输出信号。 频率和定时参考信号以及分数延迟插值也由并行通道电路产生。 所有组的输出信号被复用以提供输出信号序列,使得输出信号的重复频率可以高于,低于或等于输入信号序列的重复频率。 这使得可以使用以低于直接处理输入信号序列所需的速率的时钟速率工作的可编程电路。
    • 5. 发明授权
    • Acquisition of a synchronous CDMA TDD QPSK waveform using power and timing estimates
    • 使用功率和定时估计获取同步CDMA TDD QPSK波形
    • US07272124B1
    • 2007-09-18
    • US10284536
    • 2002-10-30
    • Lyman D. HorneBrad HansenDelon Jones
    • Lyman D. HorneBrad HansenDelon Jones
    • H04B7/216
    • H04B1/7077H04B1/7075H04B1/70755
    • A method and system for using power and timing estimates to acquire frame acquisition of a reverse CDMA carrier signal. The method includes providing at least one remote transceiver device acquiring a forward CDMA carrier signal, and the one remote transceiver device transmitting a reverse CDMA carrier signal modified to include a frequency associated with the forward CDMA carrier signal. A transceiver base station, in response to determining if the reverse CDMA carrier signal exceeds a reverse CDMA carrier signal threshold (RCCST), uses the frequency embedded in the modified reverse CDMA carrier signal to acquire phase of the reverse CDMA carrier signal. Achieving acquisition the transceiver base station signals a mode change to the remote transceiver. Otherwise, the transceiver base station signals the remote transceiver device to slip the reverse CDMA carrier signal a predetermined number of chips; and/or transmit the reverse CDMA carrier signal at a second power level.
    • 一种使用功率和定时估计来获取反向CDMA载波信号的帧获取的方法和系统。 该方法包括提供至少一个远程收发器设备获取前向CDMA载波信号,并且一个远程收发器设备发送被修改为包括与前向CDMA载波信号相关联的频率的反向CDMA载波信号。 收发机基站响应于确定反向CDMA载波信号是否超过反向CDMA载波信号阈值(RCCST),使用嵌入在修改的反向CDMA载波信号中的频率来获取反向CDMA载波信号的相位。 实现采集收发基站向远程收发信机发送模式更改。 否则,收发机基站向远程收发器装置发信号通知反向CDMA载波信号预定数量的芯片; 和/或以第二功率电平发送反向CDMA载波信号。
    • 6. 发明申请
    • Parallel filter realization for wideband programmable digital radios
    • 宽带可编程数字无线电并行滤波器实现
    • US20060031274A1
    • 2006-02-09
    • US10914554
    • 2004-08-09
    • Osama HaddadinBrad HansenL. GibsonRoland Henrie
    • Osama HaddadinBrad HansenL. GibsonRoland Henrie
    • G06F17/10
    • H03H17/0277H03H17/0275H03H17/0657H03H17/0664H04L27/2631
    • A block polyphase filter is constructed of a set of filter blocks having different filter functions, and being arranged for parallel processing of portions of an input sequence of signals. Signals of the input sequence are divided among the blocks by a demultiplexer for processing at a clock frequency lower than a clock frequency of the input signal sequence. The filter blocks are arranged in groups, wherein output signals of the blocks in any one group are summed to produce an output signal of the filtered group. Output signals of all of the filter groups are multiplexed to provide an output signal sequence wherein the repetition frequency of the signals may be higher, lower, or equal to the repetition frequency of the input signal sequence depending upon the ratio of the number of filter groups to the number of filter blocks in the set of filter blocks.
    • 块多相滤波器由具有不同滤波器功能的一组滤波器块构成,并被布置用于并行处理输入信号序列的部分。 输入序列的信号由解复用器在块之间分割,以便在低于输入信号序列的时钟频率的时钟频率处理。 滤波器块被分组布置,其中将任一组中的块的输出信号相加以产生滤波组的输出信号。 所有滤波器组的输出信号被复用以提供输出信号序列,其中信号的重复频率可以更高,更低或等于输入信号序列的重复频率,这取决于滤波器组的数量 到滤波器块集合中的滤波器块的数量。